

# COE608: Computer Organization and Architectures Winter 2017

## Lab3: PART-1 32-bit ALU Design Due Date: Week 5 (During your Lab Session)

### 1 Objectives

The purpose of this laboratory is to implement and test a 32-bit Arithmetic Logic Unit (ALU) capable of performing six operations. The symbol for the ALU is illustrated in Figure 1.




Figure 1: 32-bit ALU

The ALU has two 32-bit data input signals (a and b) and 3-bit control signals (ALU Op) that specifies the operation to be performed. The output of the ALU is a 32-bit result signal (Result), which depends on the control signals (ALU\_Op), and two status flags (Zero and CarryOut).

The ALU designed in this lab will be tested on the Cyclone IV FPGA available on the DE2 board available in the lab. For this reason, the appropriated device family must be selected when the project is first created. This can be done from the Assignments menu, in the Device section; ensure that EP4CE115F29C device is selected.

## 2 ALU Operations

The ALU is capable of performing the operations listed in Table 1. The addition and subtraction operations should be performed using a structural approach (i.e. **A+B and A-B VHDL statements are not acceptable**). Note that the subtraction should be performed in **two's complement** (A-B is equivalent to A + (not B) + 1). The ALU-Op can be divided to provide a better idea of what the individual bits imply for the ALU operation.

Table 1: ALU Op-Codes and Operations

Operation Name	ALU-Op		Operation Performed
	<i>Neg/TSel</i>	<i>ALU- Select</i>	
AND (Logical)	0	00	Result $\leq$ a AND b
OR (Logical)	0	01	Result $\leq$ a OR b
ADD	0	10	Result $\leq$ a + b
SUB	1	10	Result $\leq$ a - b
ROL	1	00	Result $\leq$ a $\ll$ 1
ROR	1	01	Result $\leq$ a $\gg$ 1

Neg/TSel (the upper bit of ALU-Op) is meaningful for ADD and SUB operations. If ADD/SUB is requested via ALU Select, then Neg/TSel equal to '0' means ADD, otherwise SUB. Note that the ROL and ROR functions are **logical shifts**, not arithmetic.

## 3 Two-bit ALU

Some insight into construction of the 32-bit ALU can be gained by considering the internal structure of a 2-bit ALU. It illustrates how control lines are connected, and how the status flags Zero and CarryOut signals are generated. The internal structure of a 2-bit ALU is illustrated in Figure 2.

Students should try to understand how the 2-bit ALU works. Essentially, the Result is determined by using a 4-input MUX to select the desired operation (using ALU-Op). The Neg/TSel is used to control two 2-input MUXes, which select the appropriate signals for Transfer and ADD/SUB operations. Neg/TSel signal is used to correctly set the CarryIn bit of the first Adder unit for proper implementation of the ADD/SUB operations.

Although Fig. 2. displays the basic features of the ALU, it does not include the rotate operations. The incorporation of these operations within the ALU is left to the student. HINT: The example shows four operations which can be individually selected by using a four-way select mux. Thus x operations will use an x-way select mux.



## 5 What to Hand In

To receive full credit for the ALU design, students must submit the following.

- A hard-copy listing of your VHDL source code implementation.
- A hard-copy printout of the waveform testing files (functional and timing), and any additional waveforms that you feel are required to demonstrate the correct implementation of your ALU.
- Any additional waveforms that supports the successful testing of 32-bit ALU. This may be required to verify the output Results, Zero and CarryOut signals are correct for different inputs.
- You must also submit a short report (1-page) describing the timing characteristics of your ALU, meaning worst-case delays for the various inputs and operations (based on the characteristics of your ALU during your functional and timing simulations).

FPGA implementation of the ALU will be required for the 2<sup>nd</sup> part of Lab3 (Lab3b). Your lab instructor may also quiz you at the time of this demo.