

Nios II Linux Tutorial

for the System-Level Prototyping Station for Embedded Systems

ICI-154 V1.0

July 22, 2005



License

NOTICE

CAREFULLY READ THE FOLLOWING LICENSE AGREEMENT, WHICH IS A LEGAL AGREEMENT BETWEEN YOU AND THE CANADIAN MICROELECTRONICS CORPORATION/SOCIETE CANADIENNE DE MICRO-ELECTRONIQUE, REGARDING YOUR USE OF THE ATTACHED DESIGN FILES, WHICH CONSTITUTE LICENSED MATERIAL.

GRANT OF LICENSE

Canadian Microelectronics Corporation/Societe Canadienne de Micro-Electronique, herein referred to as CMC hereby grants to you a LICENSE to use this LICENSED MATERIAL subject to the terms that follow. Your acceptance or use of the LICENSED MATERIAL shall constitute your acceptance of such terms.

The LICENSED MATERIAL is proprietary and is protected by copyright. You are granted a license to use this material for non-commercial purposes only. You may use the material for scholarship, research and teaching purposes. You may not sell, distribute, publish, circulate or commercially exploit the LICENSED MATERIAL or any portion thereof without the written consent of CMC, and you may reproduce it only for the use described above. If you reproduce or copy any portion or all of the LICENSED MATERIAL, you shall reproduce accurately any copyright symbols or notices thereon. The contributions of the author(s) and CMC must also be acknowledged in any publication describing work, which involved use of the LICENSED MATERIAL.

CMC does not represent or warrant that the LICENSED MATERIAL will (1) meet the Licensee's requirements, (2) operate in a continuous or error free manner, (3) operate in all the combinations, which may be selected for use by the Licensee. OTHER THAN AS EXPRESSLY SET OUT HEREIN THERE ARE NO REPRESENTATIONS, WARRANTIES OR CONDITIONS OF ANY KIND WHATSOEVER, EXPRESS OR IMPLIED, STATUTORY OR ARISING OTHERWISE IN LAW, INCLUDING BUT NOT LIMITED TO MERCHANTABLE QUALITY AND FITNESS FOR A PARTICULAR PURPOSE IN CONNECTION WITH THE LICENSED MATERIAL OR USE THEREOF.

Owners of the LICENSED MATERIAL, their affiliates, and CMC are not liable to each other with respect to claims, expenses and/or judgments. If a claim is made, CMC and its Member Universities and External Licensees will immediately discontinue all use of the LICENSED MATERIAL or components thereof.

This agreement may not be modified except in writing. If any provision is invalid or unenforceable under applicable law, it shall to that extent be deemed omitted and the remaining provisions shall continue in full force and effect. This Agreement shall be construed and enforceable in accordance with the laws of the Province of Ontario.

Copyright

Copyright © 2005 Canadian Microelectronics Corporation 210A Carruthers Hall, Kingston, Ontario Canada K7L 3N6

All rights reserved.

This document may be reproduced or transmitted only for research and training purposes at Canadian universities that are part of the System-on-Chip Research Network and that have signed the appropriate agreements (see LICENSE section).

The users described above may copy or retransmit this document as long as this notice is included and distribution remains within their university. Users other than described above may not reproduce or transmit this document in any form or by any means, electronic or mechanical without the express written permission of the Canadian Microelectronics Corporation.

Trademarks

The following are trademarks or registered trademarks of Accelerated Technology: code|lab.

The following are trademarks or registered trademarks of **Altera Corp**.: Altera, ByteBlaster, MegaCore, Nios, OpenCore, Quartus II, Stratix, Stratix II, USB-Blaster.

The following are trademarks or registered trademarks of **IARSystems**: IAR, IAR visualSTATE.

The following are trademarks or registered trademarks of IBM Corp.: IBM.

The following are trademarks or registered trademarks of **Mentor Graphics Corp**: Code/lab, FPGA Advantage, HDL Designer Series, Mentor, Mentor Graphics, ModelSim, and Precision.

The following are trademarks or registered trademarks of **Microsoft Corp**.: Microsoft, Windows, Windows XP.

The following are trademarks or registered trademarks of The MathWorks, Inc.: MATLAB.

The following are trademarks or registered trademarks of The Open Group: UNIX.

The following are trademarks or registered trademarks of **SanDisk Corporation**: CompactFlash.

The following are trademarks or registered trademarks of Xilinx Inc.: Xilinx.

BusyBox is provided under the GNU General Public License.

All other trademarks are the property of their respective owners.

Revision History

REVISION	ACTIVITY	DATE
1.0 Beta	Prepared for beta testing by lead clients.	March 23, 2005
1.0	Initial release in the P&S Catalogue	July 22, 2005

Table of Contents

License	2
Copyright	3
Trademarks	3
Revision History	4
Table of Contents	5
List of Figures	6
List of Tables	6
1. Introduction	7
2. Environment Description	8
2.1 Required Components	8
2.2 Upgrading Your Environment	9
3. Reference Design: System Specifications	10
3.1 Hardware Requirements	10
3.2 Software Requirements	10
4. Hardware Platform Implementation	11
4.1 Modify the Existing Platform	11
4.2 Modify Example and Compile the Quartus II Project	14
5. Software Implementation	17
5.2 Create a Linux File System Project	20
5.3 Customize BusyBox Application	20
5.4 Build the tutorial_linux_file Project	22
6. Download Images	23
6.1 Download the Linux Kernel to the Target	23
6.2 Upload the File System to the Target	24
6.3 Upload the FPGA Configuration File to the Target	25
7. Run and Configure the Embedded System	26
7.1 Invoke Linux	26
7.2 Create an EXT2FS on the CompactFlash (CF) card	27
7.3 Configure the Network	29
Appendix A: CompactFlash Pinout Table	33

List of Figures

Figure 1: Original full featured Platform in SOPC Builder	12
Figure 2: Set up JTAG Debug Module	12
Figure 3: The Modified Platform in the SOPC Builder	14
Figure 4: Output Ports To Remove	15
Figure 5: CF Input, Output and Bidir Ports To Remove	15
Figure 6: Original sdram pll Instance.	16
Figure 7: Updated sdram pll Instance	16
Figure 8: Creating a Linux Kernel Project	17
Figure 9: Creating a Linux Kernel Project Continued	18
Figure 10: Kernel Configuration.	19
Figure 11: BusyBox Configuration	21
Figure 12: Uploading the Kernel	24
Figure 13: Console Message for Kernel Uploading	24
Figure 14: Programmer Set up	25
Figure 15: Linux Boots Up	26
Figure 16: hda Console Message	27
Figure 17: Create CF Card Partition	28
Figure 18: Make ext2fs on CF Card	28
Figure 19: Test the ext2fs on the CF Card	29
Figure 20: Local Area Connection Properties Window	30
Figure 21: Setting up IP Address	31
Figure 22: Accessing Web Page from the Board	32

List of Tables

Table 1: IRQ Assignment	13
Table 2: Kernel Configuration	19
Table 3: BusyBox Configuration	22

1. Introduction

In February 2005, CMC shipped round two of the System Level Prototyping Stations (SLPS) for Embedded Systems to the universities that are members of the System-on-Chip Research Network. Software pre-installed on this Embedded Systems SLPS includes Altera's Quartus II 4.2, the Nios II Development Kit 1.1 and Microtronix Nios II Linux 1.3. With these three tools, users can create a complete embedded system that includes the Nios II hardware platform, Embedded Linux operating system and user-defined applications.

To complement these deliverables, CMC created this tutorial with a reference design. It is intended to help users get familiar with the SLPS for Embedded Systems, particularly with how the elements in the tool chain work together to build a system.

This tutorial will teach you how to create a complete embedded system with Nios II and Embedded Linux. It starts at the very beginning: creating a platform using Quartus II software and building embedded software using the Nios II Integrated Development Environment (IDE). The tutorial will take you to the end: a functional and complete system on the Nios development board.

There are two main functions that the complete embedded system demonstrated in this tutorial will achieve: a readable-writable file system on Linux and networking function through Ethernet.

2. Environment Description

2.1 Required Components

It is assumed that the development environment at your site has been set up according to the document *Getting Started with the SLPS for Embedded Systems* (Report ICI-139). Therefore, set up information is not provided as part of this tutorial. The getting started document mentioned above also includes information on supporting vendor documentation. A hardcopy was shipped with the SLPS systems, and an electronic copy is available from CMC's Technology Gateway at:

https://www2.cmc.ca:2804/

(search for SLPS Embedded System and select the link System-Level Prototyping Station (SLPS) for Embedded Systems)

The environment in this tutorial is made of the pre-installed software and hardware components listed below. If you don't have the required environment, follow the instructions in *Section 2.2, Upgrading Your Environment.*

The components required for this tutorial are:

- IBM PC with Windows XP
- Altera Nios Development Board, Stratix Pro Edition
- Quartus II 4.2 or later
- Nios II IDE 1.1 or later
- Microtronix Nios II Linux 1.3 or later
- Microtronix CompactFlash component
- USB-Blaster download cable
- Network cable connected to the local network

2.2 Upgrading Your Environment

If you do not have all the components listed above, the following might help:

- 1. Check versions of the two Altera components (Quartus II and Nios).
 - a) If Quartus II is at V3.0 and Nios is at V3.10, upgrade these components to Quartus II V4.2 and Nios II IDE V1.1. Your site should have received this upgrade from Altera directly.
 - b) If Quartus II is at V4.2 and Nios II IDE is at V1.1, you do not need to upgrade the Altera software.
 - c) If Quartus II is at V5.0 and Nios II IDE is at V5.0, you do not need to upgrade the Altera software. Although this tutorial was created using Quartus II V4.2 and Nios II IDE V1.1, the new versions will still function in this tutorial.
- Check to see if Nios II Linux V1.3 has been installed on your system. If not, obtain and install the deliverable Nios II Linux V1.3 at from the following location: <u>https://www2.cmc.ca:2804/</u>

(search for Nios II Linux Tutorial)

If your system is installed with Quartus II V 5.0 and Nios II IDE V 5.0, you do not need to perform this final step. All other users must obtain and install the deliverable
 Microtronix CompactFlash from the following location:
 <u>https://www2.cmc.ca:2804/</u>
 (search for Nios II Linux Tutorial)

(search for Nios II Linux Tutorial)

3. Reference Design: System Specifications

The system we are going to create in this tutorial includes two parts: a simple web server and a file system with read-write mode. Therefore the system must have the following functional components:

- Nios II core platform
- Embedded Linux kernel
- File system with read-write mode
- Networking function
- Web server function

To implement such a system, you need the hardware and software listed below.

3.1 Hardware Requirements

- Nios II processor
- 16 MB memory
- CompactFlash component
- Ethernet
- Timer
- Input module
- Output module

3.2 Software Requirements

- Embedded Linux kernel with support for Ethernet, IDE and CompactFlash card
- File system support for ROMFS and EXT2FS
- Applications include ifconfig, mount, fdisk, e2fsprogs, sh, fileutils, boa, and basic system utilities. A customized BusyBox is also necessary.
- The software must be no more than 16 MB in total.

4. Hardware Platform Implementation

It is assumed that you are already familiar with Quartus II and SOPC (system-on-aprogrammable-chip) Builder. Please refer to the Quartus II online tutorial and Nios II hardware tutorial for information on how to use these tools.

In order to implement a Nios II platform in a short time, instead of creating a platform from scratch, we are going to modify the existing platform at: C:\altera\kits\nios2\examples\verilog\niosII_stratix_1s40\full_featured\

The full_featured example already has most of the components required by the embedded system, except a CompactFlash (CF) card. The following steps will add the CF card to the platform and remove some components that are not used by the embedded system in this tutorial.

Make sure that the CF component and Microtronix Nios II Linux have been installed on your machine. Refer to Section 2.2 for information on downloading these components.

4.1 Modify the Existing Platform

- Copy the example full_featured to a working directory. In this case, it is C:\Tutorial_Linux
- 5. Open the project by selecting Quartus II | File |Open Project... From the Open Project window, browse to the directory C:\Tutorial_Linux\full_featured\ and select the full featured.qpf, click Open
- 6. In the full_featured.bdf window, double click on the full_1s40 instance to open it in the SOPC Builder tool.
- 7. In the Altera SOPC Builder window, click on the System Contents panel.
- 8. You can see all the components of the design example platform as shown in Figure 1.

👘 Curata Marri Caunanant 📃	B	oard		Clock (MHz)	¢	_	
			Number Of Date (FD4 C 40)	clk	50.0		
Nics II Processor - Att	18	arget. Nos Development Board, s	stratix Pro (EP1540)	click to add.		-1	
Bridges		Target De	evice Family: Stratix 😪			_	
	-			1			
Display	Use	Module Name	Description	Clock	Base	End	IRG
EP1C20 Nios Developm		E CDU	Nios Il Processor - Altera Cor	clk	0x02120000	0x021207FF	5
EP1S10 Nios Developm			DMA	clk	0x02120800	0x0212081F	17
EP1S40 Nios Developm		⊕ ext_ram_bus	Avalon Tri-State Bridge	clk	1111111		T
EP2S60 DSP Board Stra		⊕ ext flash	Flash Memory (Common Flash Int	10000	A 0×000000	0x007FFFFF	
EP2S60 Nios Developm			IDT71V416 SRAM	2000	● 0×020000	0×020FFFFF	
Ethernet		onchip ram 64 kbytes	On-Chip Memory (RAM or ROM)	clk	● 0x021000	0x0210FFFF	
Extra Utilities ■		⊞ lan91c111	LAN91c111 Interface (Ethernet)	20000	0x02110000	0x0211FFFF	6
Legacy Components		sys_clk_timer	Interval timer	clk	0x02120820	0x0212083F	0
Memory		⊞ jtag_uart	JTAG UART	clk	0x021208D0	0x021208D7	1
Other		button_pio	PIO (Parallel I/O)	clk	0x02120880	0x0212088F	2
CompactFlash Int		⊞ led_pio	PIO (Parallel I/O)	clk	0x02120890	0x0212089F	T
DMA		⊞ lcd_display	Character LCD (16x2, Optrex 162	. clk	0x021208A0	0x021208AF	
Interval timer		high_res_timer	Interval timer	clk	0x02120840	0x0212085F	3
🌰 Mutey 🔛		🕀 seven_seg_pio	PIO (Parallel I/O)	clk	0x021208B0	0x021208BF	
		🕀 reconfig_request_pio	PIO (Parallel I/O)	clk	0x021208C0	0x021208CF	ŝ.,
		🕀 uart1	UART (RS-232 serial port)	clk	0x02120860	0x0212087F	4
An Available Components		🕀 sdram	SDRAM Controller	clk	≜ 0×010000	0x01FFFFFF	-
		🕀 sysid	System ID Peripheral	clk	0x021208D8	0x021208DF	i.

Figure 1: Original full_featured Platform in SOPC Builder

9. Set the JTAG Debug Module by double-clicking on the **cpu** component. The **Altera Nios II** window appears as shown in Figure 2.

O No Debugger	• Level 1	O Level 2	O Level 3	O Level 4
	JTAG Target Connection Download Software Software Breakpoints	JTAG Target Connection Download Software Software Breakpoints 2 Hardware Breakpoints 2 Data Triggers	JTAG Target Connection Download Software Software Breakpoints 2 Hardware Breakpoints 2 Data Triggers Instruction Trace On-Chip Trace	JTAG Target Connection Download Software Software Breakpoints 4 Hardware Breakpoints 4 Data Triggers Instruction Trace Data Trace On-Chip Trace Off-Chip Trace
No LEs	300-400 LEs	800-900 LEs	2400-2700 LEs	3100-3700 LEs
No M4Ks	Two M4Ks	Two M4Ks	Four M4Ks	Four M4Ks
Advanced debug	licenses can be purchased from l	FS2. <u>http://www.fs2.com</u>	<u>d</u> On-Chip Trace E	Buffer: 128 Frames 💌

Figure 2: Set up JTAG Debug Module

- 10. Click on the JTAG Debug Module panel, and select Level 1
- 11. Click on Finish
- 12. Remove the **lcd_display** component by right-clicking on the component name, and select the **Delete** command from the drop-down menu.
- 13. Remove the **reconfig_request_pio** component in the same way as above.
- 14. To add the CF card, from All Available Components (on the left), select Avalon Modules | Other | CompactFlash Interface
- 15. Unlock the base address from ext_ram, onchip_ram_64_kbytes and sdram as follows: Right-click on the Base field of each component and select the Lock Base Address command.
- 16. Select System | Auto-Assign Base Address
- 17. Assign the IRQ as described in Table 1.

Component	Sys_clk_timer	Jtag_uart	Button_pio	High_res_timer	dma
Name					
IRQ No.	0	1	2	3	7
Component	Uart1	cf_0.ide	cf_0.ctl	Lan91c111	
Name					
IRQ No.	4	5	8	6	

Table 1: IRQ Assignment

- 18. Change the Clock Frequency from 50.0 MHz to 75.0 MHz.
- 19. Figure 3 shows the modified platform in SOPC Builder.
- 20. Click on the Generate icon at the bottom of the window to generate the modified system.

Stem Contents Nios II More "cpu"	" Setting	s System Generation						
🚽 Altera SOPC Builder 🛛 🛛 🔼	- B	oard		- Clock	(MHz) —			
New Component								
Avalon Modules	Te	arget: Nios Development Board, St	tratix Pro (EP1S40) 🛛 💌	CIK	2010/02/01	75.0		
Nios Il Processor - Alt		Target Dev	vice Family Stratix	click	to add			
🗄 Bridges		Tal got Do	noo ranny. Jou ann					
	Use	Module Name	Description		Clock	Base	End	IRQ
Display Space Was Developed		E cou	Nios Il Processor - Altere Co	rnorstion	lolk.	0v00920000	0×009207FF	4
EP1C20 Nios Developn Ep1S40 Nios Developn		⊞ dpa	DMA	(por allor)	clk	0x00920840	0x0092085E	7
EP1510 Nice Developin		⊞ ext ram bus	Avalon Tri-State Bridge		clk			1 i
EP3\$60 BSD Board Stra			Flash Memory (Common Flas	sh Interf	0.00000	● 0×000000	0×007FFFFF	
EP2S60 Dar Doard art a EP2S60 Nice Developm		⊞ ext ram	IDT71V416 SRAM		11111	0x00800000	0×008FFFFF	
Effernet		onchip ram 64 kbytes	On-Chip Memory (RAM or RC	DM)	clk	0x00900000	0x0090FFFF	
Extra Iltilities		⊞ lan91c111	LAN91c111 Interface (Ether	net)	11111	0x00910000	0x0091FFFF	6
E Legacy Components		⊞ sys_clk_timer	Interval timer		clk	0x00920860	0x0092087F	0
Memory	~	⊞ jtag_uart	JTAG UART		clk	0x00920920	0x00920927	1
Other		🗄 button_pio	PIO (Parallel I/O)		clk	0x009208E0	0x009208EF	2
CompactFlash Intr	4	🖽 led_pio	PIO (Parallel I/O)		clk	0x009208F0	0x009208FF	
DMA		⊞ high_res_timer	Interval timer		clk	0x00920880	0x0092089F	3
-	4	🖽 seven_seg_pio	PIO (Parallel I/O)		clk	0x00920900	0x0092090F	
2		🕀 uart1	UART (RS-232 serial port)		clk	0x009208A0	0x009208BF	4
II Available Components	~	🕀 sdram	SDRAM Controller		clk	0x01000000	0x01FFFFFF	
D 🔍 🗮 O		🕀 sysid	System ID Peripheral		clk	0x00920928	0x0092092F	
	~	⊞ cf	CompactFlash Interface		clk		9111111	
Add O Check			Mount In	W Mour	Doum			
				• WOVE	DOWN			

Figure 3: The Modified Platform in the SOPC Builder

4.2 Modify Example and Compile the Quartus II Project

To help you modify the existing **full_featured** example, a pinout table of CompactFlash is provided in Appendix A.

The following is the steps describe how to modify the example:

- 1. After the generate process of SOPC Builder is finished, click on **Exit** You will be asked "Save changes to full featured.bdf?"
- 2. Click Yes
- 3. In the **full_featured.bdf** window, since the platform has been changed, you will find some mismatch between the input/output ports and the full_ls40 instance. To match the full_ls40 instance with the input/output ports, you will need to remove/add some ports. Please follow the steps below to remove and add them.
- 4. Remove the output ports for the **JTAG module**, **reset_request_pio** and **LCD module**. For all of the modules shown in Figure 4, you need to remove the related ports.

itag_debug_offchip_trace_clk_from_the_cpu	
itag debug offchip trace data from the cpu[17_0]	OUTPUT TR_DATA(170)
itag_debug_trigout_from_the_cpu	
	·······

LCD_E_from_the_lcd_display LCD_RS_from_the_lcd_display LCD_RW_from_the_lcd_display	OUTPUT D LCD_E
LCD_data_to_and_from_the_lcd_display[70] bidir_port_to_and_from_the_reconfig_request_pio	

Figure 4: Output Ports To Remove

- 5. Adjust the other input and output port connections including the system clock module, Ethernet module, ext_ram, sdram, led, button_pio, seven_seg_pio and uart modules.
- 6. For all of the modules shown in Figure 5. you need to add the related input ports and output ports for the CF (CompactFlash) module.







Figure 5: CF Input, Output and Bidir Ports To Remove

7. Double-click on the sdram_pll instance in the full_featured.bdf window (see Figure 6). The MegaWizard Plug-in Manager will give you a message like

"Delay shifts (time delay elements) are no longer supported in Stratix PLLs, Use Phase Shift feature instead to implement the desired time shift."



Figure 6: Original sdram_pll Instance

- 8. Click OK
- 9. The **MegaWizard Plug-in Manager ALTCLKLOCK** window appears. Just click on the **Finish** icon at the bottom of the window. Then click on the **Finish**, **OK** and **Yes** icons in the following windows until you are taken back to the full-featured.bdf window.

In the **full_featured.bdf** window you will see that parts co and e0 have been broken. After you reconnect these, you will find that the **sdram_pll** symbol has been updated as shown in Figure 7.



Figure 7: Updated sdram_pll Instance

- 10. Save the changes to **full_featured.bdf**
- 11. Go to your working directory and remove the .sof and .qdf files.
- 12. Go back to Quartus II and compile the project by selecting Processing | Start Compilation
- 13. When the compilation is over, you will be able to get the **full_featured.sof** for the modified platform.

5. Software Implementation

It is assumed that you are already familiar with the Nios II IDE and Nios II shell environment. Please refer to the IDE online tutorial for information on how to use the IDE.

You will need administrator privileges to use some software functions. Otherwise, you will need to ask your administrator to change the permission of the .bashrc to 644.

5.1 Create a Linux Kernel Project

Please follow the instructions below to create a Linux kernel project based on the hardware platform created in the previous section.

- 1. Open the Nios II IDE by selecting All Programs | Altera | Nios II Development Kit 1.1 | Nios II IDE
- 2. In the Nios II IDE window, select File | New | Project...
- 3. In the New Project window, select **Microtronix Nios II** on the left and select **Linux Kernel Project** on the right (refer to Figure 8).

🛃 New Project		
Select Create a project that will generate a Nios	s II Linux kernel.	
Altera Nios II Microtronix Nios II Simple	Linux Application Proje Linux Filesystem Proje Linux Kernel Project	ct
	Back Next > Fi	nish Cancel

Figure 8: Creating a Linux Kernel Project

- 4. Click Next
- 5. Specify the project name as **tutorial_linux_kernel**
- 6. Click Next

7. As shown in Figure 9, in the **Hardware** panel specify the .ptf file in the **SOPC Builder System** field. This .ptf file was generated in the Quartus II project in Section 4. In this tutorial, the file is:

C:\Tutorial	Linux\full	featured \ full	1s40.ptf
	_		_ 1

Kisw Project					
ardware/Softwar Ionfigure Hardware/	e Options Software Opt	ions			
lardware options for	r Nios II Linux	Projects			
Hardware Softwa	ire				
Select Target Har	rdware				
SOPC Builder Syst	tem: C:\Tuto	prial_Linux\full	_featured\full_1:	s40.ptf	Browse
CPU:	сри				•
Kernel Options					
Please a select a	memory devic	e in your syste	em to upload the	kernel to:	
Memory Device:	ext_flash		_	<u>.</u>	
Please a select a	memory devic	e in your syste	em to execute th	e kernel from:	
Memory Device:	sdram				
	1			-	
	11		1	(ř	-
		< Back	Nevt S	Finish	Cancel

Figure 9: Creating a Linux Kernel Project Continued

- 8. Click Finish
- In the Navigator window, right-click on the Linux Kernel Project name tutorial_linux_kernel, and select the Configure Kernel command from the drop-down menu.

The kernel configuration tool is invoked as shown in Figure 10.

10. Table 2. shows how you should configure the kernel.



Figure 10: Kernel Configuration

Table 2: Kernel Configuration

Most of the default configurations can be kept but you must make sure that the following items are configured as shown.

Processor type and features

Platform <Altera Stratix Pro.Development board support>--> <*> Altera Stratix Pro.Development board support

Device Drivers

ATA/ATAPI/MFM/RLL support -->

- <*> ATA/ATAPI/MFM/RLL support
- <*> Enhanced IDE/MFM/RLL disk/cdrom/tape/floppy support
- <*> Include IDE/ATA-2 DISK support
- [*] Use multi-mode by default
- <*> generic/default IDE chipset support
- [*] Other IDE chipset support
- <*> Altera CF (IDE mode) interface (Avalon bus) support

Networking support-->

[*] Networking support

- [*] Network device support
 - Ethernet <10 or 100Mbit> -->
 - <*> SMC 91111 support

File systems

<*> Second extended fs support

<*> ROM file system support

- 11. After you have made the required changes to the kernel configuration, save the changes and exit from the Linux Kernel Configuration tool.
- 12. Go back to the Navigator window of the Nios II IDE.
- 13. Right-click on the Linux kernel project name **tutorial_linux_kernel**, and select the **Build Project** command from the drop-down menu.
- 14. After the project is successfully built, the Linux kernel image file **vmlinux.bin** is generated under the **tutorial_linux_kernel** project.

5.2 Create a Linux File System Project

- 1. To create a new project, in the Nios II IDE window, select File | New | Project...
- 2. In the New Project window, select Microtronix Nios II on the left and select Linux Filesystem Project on the right.
- 3. In the Nios II Linux Filesystem Project window, specify the **Project name** as **tutorial_linux_file**
- 4. Click on Next
- 5. Specify the .ptf file in the SOPC Builder System field.
- 6. Click Next
- 7. In the **Target Filesystem Application Selection** window, under the **Pre-build Binary Packages**, select the checkboxes for the following applications to include them in the file system:

base, boa, e2fsprogs, fdisk, fileutils, ping, mount and sh

- 8. Click Finish
- 9. In the Navigator window, expand the **tutorial_linux_file** project, check the /target/bin folder. Note that you won't find the busybox application in it. The busybox application will be built in the next section.

Note: There is a web page (index.html) of the Microtronix uKit under /target/home/httpd/ folder. You can either keep it or replace it with your own web page.

5.3 Customize BusyBox Application

The pre-built BusyBox application is too big for the system we created in the previous section. Here we are going to customize the BusyBox to reduce its size.

- 1. From the following path, open a Nios II SDK Shell: All Programs | Altera | Nios II Development Kit 1.1 | Nios II SDK Shell
- Enter the following:
 cd software/linux/busybox
 make menuconfig
- 3. The BusyBox configuration window appears as shown in Figure 11.

SOPC Builder 4.20				<mark>-</mark>
Arrow keys navig Highlighted lett while <n> will e Help. Legend: [</n>	ate the menu ers are hot] xclude a fea *] feature :	u. 〈Enter〉s keys. Pressi ature. Press is selected	elects submenus ng <y> selectes <esc><esc> to []] feature is</esc></esc></y>	s>. s a feature, exit, for excluded
G (+)	eneral Conf: uild Options nstallation rchival Util oreutils onsole Utili ebian Utili ditors inding Utili nit Utilitie ogin/Passwo	iguration s> Options lities> ties> ties> es> ed Management	D Vtilities —	->
	KSelect>	< Exit >	< Help >	
			x	

Figure 11: BusyBox Configuration

4. Follow the information shown in Table 3. to configure the BusyBox.

For purposes outside this tutorial, you can select any application inside of the BusyBox. Note that some of the applications are also included in the parallel Linux fileutils.exe. The following configuration just includes the basic applications to meet the reference design system requirements.

Build Options >
[*] Build BusyBox as a static binary (no shared libs)
[*] Do you want to build BusyBox with a Cross Compiler? <nios2-elf-></nios2-elf->
Compiler prefix
(\$(ECLIPSE_WORKSPACE)/tutorial_linux_kernel/build) (Specify the Linux
Kernel build directory here)
Installation Options >
(\$(ECLIPSE_WORKSPACE)/tutorial_linux_file/target) (Specify the Linux
file system target directory here)
Editors >
[*] vi
Linux Module Utilities >
[*] insmod
[*] Support version 2.6.x Linux
[*] lsmod
[*] Support lsmod query_module interface <add 638="" bytes=""></add>
[*] modprobe
[*] rmmod
[*] Support tained module checking with new kernels
Networking Utilities >
[*] hostname
[*] ifconfig
[*] Enable status reporting output
Linux System Utilities >
[*] umount

Table 3: BusyBox Configuration

- 5. Save the changes and exit the BusyBox configuration.
- From the SDK shell, type the following commands: make dep make make install
- 7. In the **Navigator** window of the **Nios II IDE**, right-click on the **tutorial_linux_file** and select the **Refresh** command from the drop-down menu.
- 8. Check the **target/bin** directory under **the tutorial_linux_file** project in the **Navigator** window. You should find the BusyBox application has been installed in your file system project.

5.4 Build the tutorial_linux_file Project

- 1. In the **Navigator** window, right-click on the file system project name **tutorial_linux_file**, and select the **Build Project** command from the drop-down menu.
- 2. After the building project process is finished, the file system image file **romfs.bin** is generated under the **tutorial_linux_file** project.

Note : The size of the romfs.bin might exceed the memory limitation 2048K. To solve this problem, you can delete some of the applications in the /target/bin folder of the **tutorial_linux_file** project before you build it. However, be sure to keep the applications that you selected in Section 5.2, step 7.

6. Download Images

So far we have built a Nios II hardware platform, a Nios II Linux kernel and a file system. In this section we are going to upload all the image files to the target board.

Make sure that the PC is properly connected to the target board. Please refer to the setting up section of the *Getting Started for SLPS-Embedded System* document for information on how to properly connect the PC to the target board.

If you are using a time-limited OpenCore, then you will need to keep the Programmer open during the entire downloading process.

6.1 Download the Linux Kernel to the Target

- 1. Unplug the CompactFlash card from the socket of the board.
- 2. Power on the board.
- 3. In the **Navigator** window of the Nios II IDE, expand the **tutorial_linux_kernel** project by clicking on the 🕂 symbol on the left of the project name.
- 4. Find the vmlinux.bin file under the tutorial_linux_kernel
- 5. Right click on the file **vmlinux.bin**
- 6. Click on the **upload** command from the drop-down menu. An upload window will appear as shown in Figure 12.

Refresh
vmlinux.bin
1
2

Figure 12: Uploading the Kernel

- 7. Select USB-Blaster
- 8. Click Finish
- 9. Wait until the uploading is done (refer to Figure 13).

Console [<terminated> C:\altera\quartus42\bin\cygwin\bin\bash.exe]</terminated>			t -	8	0	×
Microtronix Linux Extensions Version 1.3, Built December 30th, 2004						~
Mar 2, 2005 11:40:25 AM - (INFO) nios2-flash-programmer: Launching Quartus ammer to download: c:/altera/kits/nios2/components/altera_nios_dev_board_stratix_1s40/sy.	Prog stem/	gr /a				10
Pre-Reading 1726KBytes of data from U5:						
Erasing 3 Sectors:						×

Figure 13: Console Message for Kernel Uploading

6.2 Upload the File System to the Target

- 1. In the **Navigator** window of the Nios II IDE, expand the **tutorial_linux_file** project by clicking on the 🖽 symbol on the left of the project name.
- 2. Find the romfs.bin file under the tutorial_linux_file
- 3. Right-click on the file **romfs.bin**
- 4. Select the **upload** command from the drop-down menu.

- 5. An uploading window will pop up as shown in Figure 12.
- 6. Select USB-Blaster
- 7. Click Finish
- 8. Wait until the uploading is done. You will see a similar message from the console as shown in Figure 13.

6.3 Upload the FPGA Configuration File to the Target

With the target board properly connected to the PC and powered on, upload the FPGA configure file as follows:

- 1. Select All Programs | Altera | Quartus II 4.2
- 2. In the Quartus II window, select **Tools** | **Programmer** from the menu.
- 3. In the Programmer window, make sure that the hardware setup... has been set up as USB-Blaster (refer to Figure 14).

🖞 full_featured.cdf 📃 🗖 🔀							
🚖 Hardware Set	up USB-Blaster (USB-	0]					
Mode:	JTAG				•		
Progress:			0%				
M Start	File	Device	Checksum	Usercode	Program/ Configure		
Mh Stop	full_featured.sof	EP1S40F780	009977BA	FFFFFFF			
Auto Detect							
🗙 Delete							
🚔 Add File							
Change File							
Save File							
Add Device					>		

Figure 14: Programmer Set up

- 4. Click on the Add File... icon.
- 5. Browse to the location of the FPGA configure file **full_featured.sof** (in this tutorial, the location is C:\Tutorial_Linux\full_featured)
- 6. Open the full_featured.sof
- 7. Make sure to check the program/configure item.
- 8. Click on the Start icon to begin the loading and wait until the progress shows 100%.

7. Run and Configure the Embedded System

So far we have prepared the embedded software and the hardware FPGA configuration files and all of them have been uploaded to the memory on the target board. In this section, we are going to invoke the Embedded Linux on the target and make the necessary configuration to both the PC side and target side to implement the embedded system functions required in Section 3: System Specifications.

7.1 Invoke Linux

- Open a Nios II SDK Shell by selecting All Programs | Altera | Nios II Development Kit 1.1 | Nios II SDK Shell
- Type the command nios2-terminal from the SDK Shell. Note: If you have more then one downloading cable connected to your host, then you will need to specify which cable you will use to download using the following command : nios2-terminal -- calbe usb-blaster
- 3. You will see Linux boot up as shown in Figure 15.



Figure 15: Linux Boots Up

7.2 Create an EXT2FS on the CompactFlash (CF) card

- 1. Plug in the CF card which was unplugged from the board in the previous chapter.
- 2. You will see console messages relating to "hda" as shown in Figure 16.



Figure 16: hda Console Message

3. Partition the CF card by typing the following command from the Linux Command Prompt: fdisk /dev/had

As shown in Figure 17:

- 1. From the main menu of the fdisk command, type the "n" command to build new partition.
- 2. When prompted for an extended or primary partition, issue "**p**" to select the primary partition.
- 3. When prompted for a partition number, issue the "1" command.
- 4. When prompted for the start sector, press the "Enter" key on your keyboard to take the default value.
- 5. When prompted for the end sector or size, press the "Enter" key on your keyboard to take the default value.
- 6. When you are brought back to the main menu, issue the "w" command to save the changes to the CF card.

```
ex SOPC Builder 4.20
                                                                                                                            - 🗆 🗙
           extra functionality (experts only)
                                                                                                                                   *
Command (m for help): n
 Command action
           extended
     e
           primary partition (1-4)
     p
P
Partition number (1-4): 1
Pirst cylinder (1-61, default 1):
Using default value 1
Last cylinder or +size or +sizeM or +sizeK (1-61, default 61):
Using default value 61
Command (m for help): w
The partition table has been altered!
Calling ioctl() to re-read partition table.
 hda: hda1
hda: hda1
WARNING: If you have created or modified any DOS 6.x
partitions, please see the fdisk manual page for additional
information.
Syncing disks.
```



Now you are back to the Linux Command prompt.

- Make a ext2fs on the /dev/hda1 by typing the command below: mke2fs /dev/hda1
- Mount the /dev/hda1 to the Linux file system by typing the command below: mount -n /dev/hda1 /mnt/ide0
- 9. You will get the messages shown in Figure 18.



Figure 18: Make ext2fs on CF Card

- So far you have got a read and writeable Extended 2 Filesystem (ext2fs) on your CF card and it can be accessed by Linux that is located under /mnt/ide0.
- Try to create a new folder **test** on the CF card to test the ext2fs you created just now (refer to Figure 19).



Figure 19: Test the ext2fs on the CF Card

7.3 Configure the Network

In this section we are going to configure the network of both the target and the PC. The IP addresses used here are the IP addresses beginning with 192.168. that are usually used for hosts inside of a LAN. You can consult your network administrator for other IP addresses if you don't want to use those "fake" IP addresses.

The IP address for the PC here is 192.168.1.10 and the Netmask is 255.255.255.0. The IP address for the target side is 192.168.1.20 and the Netmask is 255.255.255.0.

Please follow the steps below to make the networking configuration on the PC side.

- 1. To open the TCP/IP setting, select Start | My Network Places
- 2. Right-click on the My Network Places and select Properties from the drop-down menu.
- 3. The Network Connections window appears.
- 4. Right-click on the Local Area Connection and select Properties from the drop-down menu.
- 5. The Local Area Connection Properties window appears.
- 6. Select **Internet Protocol (TCP/IP)** in the **General** panel and click on the **Properties** icon under it (refer to Figure 20).

General	Authentication	n Advanced		
Connec	ct using:			
日間	ntel(R) PRO/10	00 CT Network Co	nnection	
			Config	gure
This co	nnection uses th	he following items:		
	Client for Micro	osoft Networks		
100 C				
🗹 🦉	File and Printe	er Sharing for Micro	soft Networks	
	File and Printe QoS Packet S	er Sharing for Micro Scheduler	soft Networks	
	File and Printe QoS Packet S Internet Protoc	er Sharing for Micro Scheduler col (TCP/IP)	soft Networks	
	File and Printe QoS Packet S Internet Protoc	er Sharing for Micro Scheduler col (TCP/IP)	soft Networks	
	File and Printe QoS Packet S Internet Protoc	er Sharing for Micro Scheduler col (TCP/IP) Uninstall	soft Networks	rties
	File and Printe QoS Packet S Internet Protoc nstall	er Sharing for Micro Scheduler col (TCP/IP) Uninstall	soft Networks	rties
	File and Printe QoS Packet S Internet Protoc Install ription smission Control	er Sharing for Micro Scheduler col (TCP/IP) Uninstall	soft Networks	rties
Desco Tran	File and Printe QoS Packet S Internet Protoc Install ription smission Control area network p	er Sharing for Micro Scheduler col (TCP/IP) Uninstall I Protocol/Internet protocol that provide	soft Networks Prope Protocol. The de es communicatio	erties efault n
Desc Tran wide acro	File and Printe QoS Packet S Internet Protoc Install ription smission Control area network p ss diverse interc	er Sharing for Micro Scheduler col (TCP/IP) Uninstall I Protocol/Internet rotocol that provide connected network	soft Networks Prope Protocol. The de es communicatio s.	erties efault n
Desc Tran wide acro	File and Printe QoS Packet S Internet Protoconstant ription smission Control area network p ss diverse interconstition	er Sharing for Micro Scheduler col (TCP/IP) Uninstall I Protocol/Internet rotocol that provid connected network	soft Networks Prope Protocol. The de es communicatio s.	erties
Desc Tran wide acro	File and Printe QoS Packet S Internet Protoconstall ription smission Control area network p ss diverse interconstance w icon in notific-	er Sharing for Micro Scheduler col (TCP/IP) Uninstall I Protocol/Internet rotocol that provid connected network	soft Networks Protocol. The de es communicatio s. onnected	erties

Figure 20: Local Area Connection Properties Window

- 7. The Internet Protocol (TCP/IP) Properties window appears.
- 8. Click on the icon Advanced... near the bottom of the window.
- 9. The Advanced TCP/IP Settings window appears.
- 10. Click on the Add... icon under the IP Addresses area in the IP Settings panel.
- 11. Add the IP address 192.168.1.10 and the netmask 255.255.255.0 to the IP Addresses (refer to Figure 21).

Settings DNS WINS Opti	ons
IP addresses	
IP address	Subnet mask
192.168.1.10	255.255.255.0
Add	Edit Remove
Default gateways:	
Gateway	Metric
130.15.52.1	1
Add	Edit Remove
Automatic metric	

Figure 21: Setting up IP Address

12. Click on the **OK** icon to exit the IP address-setting procedure.

Follow the instructions below to configure the network of the target:

- At the Linux command prompt, type: busybox ifconfig eth0 192.168.1.20 netmask 255.255.255.0
- Test the networking configuration by typing the following command: ping 192.168.1.10

If the networking configuration is properly set, you should see the response from the PC with the IP address 192.168.1.10.

Please follow the instruction below to start the web sever boa on the target board

At the Linux command prompt, type:
 boa &

Now you have the network configured on both the PC and the target board. The web server **boa** also has been invoked on the board. To test the networking and the web server function, open a browser like Internet Explorer on the PC, and type 192.168.1.20 in the Address field, press the Enter key, then you will be able to access the web page pre-built on the target board, as shown in Figure 22. You can also create you own web page to replace the existing one in the file system project in the Nios II IDE.



Figure 22: Accessing Web Page from the Board

You have completed the tutorial: you have modified the full_featured platform to make it support the CompactFlash card and created the Linux kernel and file system projects and configured them to support networking function, a web server application and write/read mode to the file system of the embedded Linux.

For help with your own projects using embedded Linux and the SLPS, you may want to consult other users through the discussion forum accessible via CMC's Technology Gateway: <u>https://www1.cmc.ca/clients</u>

Pin on CF	CF Function	Connect to Pin on	Single Name	Pin Type
		FPGA		
1	GND	GND		
2	D03	M4	data[3]	I/O
3	D04	N6	data[4]	I/O
4	D05	N1	data[5]	I/O
5	D06	N9	data[6]	I/O
6	D07	P3	data[7]	I/O
7	CE	J2	$cs_n[0]$	0
8	A10	M7	addr[10]	0
9	OE	K7	atasel_n	0
10	A09	K3	addr[9]	0
11	A08	H3	addr[8]	0
12	A07	L7	addr[7]	0
13	VCC	H4		
14	A06	L8	addr[6]	0
15	A05	H2	addr[5]	0
16	A04	H1	addr[4]	0
17	A03	L6	addr[3]	0
18	A02	L10	addr[2]	0
19	A01	J3	addr[1]	0
20	A00	L9	addr[0]	0
21	D00	N3	data[0]	I/O
22	D01	L2	data[1]	I/O
23	D02	N8	data[2]	I/O
24	WP	K4		
26	CD1	R3	detect	
27	D11	M3	data[11]	I/O
28	D12	N7	data[12]	I/O
29	D13	L1	data[13]	I/O
30	D14	N4	data[14]	I/O
31	D15	L3	data[15]	I/O
32	CE2	K8	$cs_n[1]$	0
33	VS1	GND		
34	OIORD	M9	iord_n	0
35	IOWR	M10	iowr_n	0
36	WE	L5	we_n	0
37	RDY/BSY	M5	intrq_n	Ι
38	VCC	H4		
39	CSEL	GND		
40	VS2	no connect		
41	RESET		reset_n	
42	WAIT	K1	iordy_n	Ι
43	INPACK	J4		

Appendix A: CompactFlash Pinout Table

44	RE	EG	G2	rfu	0
45	BV	/D2	J1		
46	BVD1	M8			
47	D081	N10		data[8]	I/O
48	D091	M2		data[9]	I/O
49	D101	N5		data[10]	I/O