

Transaction-level modeling of bus-based systems with SystemC 2.0

**Ric Hilderink, Thorsten Grötker** 

Synopsys, Inc.

## **Efficient platform modeling**

- Get to executable platform model ASAP
- Simulation speed >> 100k cycles/sec

2



# Moving from pin-level to transaction-level models (TLM) is mandatory!

SYSTEM C"

## **Outline**

Idea:

- Based on an example show how SystemC 2.0 enables efficient platform modeling.
- Introduce some key language elements in the process.



## **Example: Simple bus model**

- Cycle-accurate transaction-level model.
- "Simple" =
  - No pipelining
  - No split transactions
  - No master wait states
  - No request/acknowledge scheme

— …

<u>NB:</u> Of course, these features <u>can</u> be modeled at the transaction level



## Interface Method Calls (IMC)

- Modules communicate via channels.
- Channels implement interfaces.
- An interface is a set of methods (functions).
- Ports
  - Modules have ports.
  - Ports are connected to channels.
  - Modules access channels through ports.

```
...
some_port->some_method(some_data);
...
```



## Interface Methods Calls (cont'd)





## **Hierarchical channels**

- Channels can be hierarchical, i.e. they can contain modules, processes, and channels.
- A module that implements an interface is a hierarchical channel.



## **Example system (napkin view)**







#### SystemC 2.0 transaction-level model The bus is implemented as ✓ M2 M1 a hierarchical clock ↓ channel! BUS Arbiter **S**2 **S1** SYSTEM C" 11











## Falling clock edge



## Falling clock edge



#### Falling clock edge Then, a slave is accessed after ✓ M2 M1 consulting the clock ★ memory map. BUS Arbiter **S**2 **S1** SYSTEM C" 19

#### **Bus interfaces**



## Master interfaces of the bus

## Blocking:

- Complete bursts
- Used by high-level models

## Non-blocking:

- Cycle-based
- Used by processor models
- Direct:
  - Immediate slave access
  - Put SW debugger to work



## **Blocking master interface**

status burst\_read(unique\_priority, data\*, start\_address, length=1, lock=false);

status burst\_write(unique\_priority, data\*, start\_address, length=1, lock=false);

- Blocking because call returns only after complete transmission is finished.
- Master is identified by its unique priority.



## **Dynamic Sensitivity**

## SystemC 1.0

- Static sensitivity
  - Processes are made sensitive to a fixed set of signals during elaboration
- SystemC 2.0
  - Static sensitivity
  - Dynamic sensitivity
    - The sensitivity (activiation condition) of a process can be altered during simulation (after elaboration)
    - Main features: events and extended wait() method



## Waiting

wait(); // as in SystemC 1.0
wait(event); // wait for event
wait(e1 | e2 | e3); // wait for first event
wait(e1 & e2 & e3); // wait for all events
wait(200, SC\_NS); // wait for 200ns

// wait with timeout
wait(200, SC\_NS, e1 | e2);
wait(200, SC\_NS, e1 & e2);



## **Dynamic sensitivity**



## **Dynamic sensitivity**



Advantages:

- Easy-to-use interface (blocking interface)
- Simulation speed



## **Non-blocking master interface**

status get\_status(unique\_priority);

- status read(unique\_priority, data\*, address, lock=false);
- status write(unique\_priority, data\*, address, lock=false);
- Non-blocking" because calls return immediately.
- Less convenient than blocking API but caller remains in control (needed e.g. for most processor models).



## **Direct master interface**

- status direct\_read(data\*, address);
- status direct\_write(data\*, address);
- Provides direct access to slaves (using the bus' address map).
  - Immediate access  $\Rightarrow$  simulated time does not advance
  - No arbitration
- Use for SW debuggers or decoupling of HW and SW.
- Use with care!



#### **Slave interface**



#### **Slave interfaces**



## What's so cool about transaction-level bus models?

They are ...

- relatively easy to develop and extend
- easy to use
- fast
  - use of IMC  $\Rightarrow$  function calls instead of HW signals and control FSMs
  - use of dynamic sensitivity ⇒ reduce unnecessary process activations



## Key language elements used in the example

- Interface method calls (IMC)
- Hierarchical channels
- Connecting ports to multiple channels
- Dynamic sensitivity / waiting



## Conclusions

SystemC 2.0 enables efficient platform modeling.

- Ease of modeling
   ⇒ get to executable platform model ASAP
- Simulation speed

Still not convinced?

Try it out! (see following slides)



## How to install

> cd <systemc\_installation\_directory>/examples/systemc

> gtar zxvf simple\_bus\_v2.tgz

This will create a directory 'simple\_bus'. Go to this directory and build the executable, e.g.

For gcc-2.95.2 on Solaris:

> gmake -f Makefile.gcc

See README.txt for detailed information!

Now you can run the executable, e.g.

> simple\_bus.x

. . .



## The testbench





## The testbench



## The testbench



## The testbench (cont'd)

#### Most modules are configurable

- Masters
  - Priority (not direct master)
  - Delay / timeout
  - Bus locking on/off (not direct master)
- Slaves
  - Address ranges
  - Number of wait-states (only slow memory)
- Bus, arbiter, direct master
  - Verbosity
- Change parameter settings in simple\_bus\_test.h
- See README.txt for details





## That's it!

Thank you and have fun trying it out!