EE8205: Embedded Computer Systems Electrical, Computer & Biomedical Engineering, Ryerson University

Study of ARM Cortex-M3 Features

1. Objectives

The purpose of this lab is to introduce students some of the features of Cortex-M3/M4 embedded processor such as of bit-banding, conditional branching, and barrel shifting. This will help you to understand the Cortex M-series processors being commonly used in the embedded systems. In particular, students will have hands-on experience with bit-banding, conditional branching, and barrel shifting to examine their efficiency both in Debug and Target mode using performance assessment techniques. You will apply this knowledge at the end of the lab and implement an LED bit-band application.

2. Creating the New Project

 When uVision has launched, select Project >> New uVision Project in the main menu bar. If a project already exists, first close the project by selecting Project >> Close Project. Select New uVision Project as shown in Figure 1.

	Project	Flash	Debug	Peripherals
	Nev	v µVisio	n Project	r -
	Nev Op Clo	v Multi-I en Proje se Proje	Project Wo ct ct	orkspace
1 1r 1	Exp Mai	ort nage		
1		Fig	gure 1	

- 2. You should see a window like the one shown in Figure 2. Select the icon for "New Folder" and name your working folder "Lab2". Name the project as "Bitband" and Press Save.
- 3. Type "LPC1768" as shown in the Figure 3 below and select the device and press okay.
- 4. Select the following Packages from Run Time Environment and add those to your project Figure 4.
 - a. Board Support>LED
 - b. CMSIS>CORE
 - c. Compiler>Event Recorder
 - d. Device > Startup, GPIO, PIN
 - e. Press okay once selected

🕘 🕣 🔻 🏠 🕨 This PC 🔸 Local Disk (E:) 🔸 Ryerson	MASc + COE718 TA + Lab2	v ♂ Search La	ab2 🔎
Organize 🔻 New folder	\mathbf{U}		1= • 🔞
Favorites Pesktop Downloads Google Drive Creative Cloud Fi Desktop Creative Cloud Fi Desktop Dev This PC Dev Tic Ibiraries Network TECHTAP-DEV File nume: Bitband Save as type: Project Files (*.uvproj; *.uvprojx)	Date modified Type No items match your search.	Size	v v

Device	
Software Packs Vendor: NXP Device: LPC1768 Toolset: ARM Search: pc1768	Description:
NXP NXP Structure CPC1700 Series CPC176x CPC1768	 NXP's LPC1700 series are high performance MCUs for embedded applications featuring a high level of integration and low power consumption. Typical applications include eMetering, Lighting, Industrial networking, Alam systems, White goods and Motor control. Quadrature Encoder interface, Motor control PWM for three-phase motor 2-input plus 2-output I2S-bus interface Code Read Protection (CRP) with different security levels. Unique device serial number
	OK Cancel Hel

oftware Component	Sel.	Variant	Versio	n Description
🛛 🚸 Board Support		MCB1700	1.0.0	Keil Development Board MCB1700
🗄 🚸 A/D Converter (API)			1.0.0	A/D Converter Interface
🗉 🚸 Buttons (API)			1.0.0	Buttons Interface
🕀 💠 D/A Converter (API)			1.0.0	D/A Converter Interface
🗄 🚸 Graphic LCD (API)			1.0.0	Graphic LCD Interface
🗉 💠 Joystick (API)			1.0.0	Joystick Interface
😑 💠 LED (API)			1.0.0	LED Interface
LED	v		1.0.0	LED driver for Keil MCB1700 Development Board
🗄 🚸 emWin LCD (API)			1.1.0	emWin LCD Interface
CMSIS				Cortex Microcontroller Software Interface Components
CORE	~		5.4.0	CMSIS-CORE for Cortex-M, SC000, SC300, ARMv8-M, ARMv8.1-M
DSP		Source	✓ 1.8.0	CMSIS-DSP Library for Cortex-M, SC000, and SC300
🔗 NN Lib			1.3.0	CMSIS-NN Neural Network Library
🗉 🚸 RTOS (API)			1.0.0	CMSIS-RTOS API for Cortex-M, SC000, and SC300
🗄 🚸 RTOS2 (API)			2.1.3	CMSIS-RTOS API for Cortex-M, SC000, and SC300
CMSIS Driver				Unified Device Drivers compliant to CMSIS-Driver Specifications
CMSIS RTOS Validation				CMSIS-RTOS Validation Suite
🖻 💠 Compiler		ARM Compiler	1.6.0	Compiler Extensions for ARM Compiler 5 and ARM Compiler 6
Event Recorder	~	DAP	1.4.0	Event Recording and Component Viewer via Debug Access Port (DAP)
⊡ 💠 I/O				Retarget Input/Output
🖃 💠 Device				Startup, System Setup
GPDMA			1.2.0	GPDMA driver used by RTE Drivers for LPC1700 Series
GPIO			1.1.0	GPIO driver used by RTE Drivers for LPC17xx Series
PIN	~		1.0.0	Pin Connect driver used by RTE Drivers for LPC1700 Series
Startup	~		1.0.0	System Startup for NXP LPC1700 Series
🗄 🚸 File System		MDK-Plus	♥ 6.13.6	File Access on various storage devices
🗄 💠 Graphics		MDK-Plus	✓ 6.10.8	User Interface on graphical LCD displays
🗄 💠 Network		MDK-Plus	✓ 7.13.1	IPv4 Networking using Ethernet or Serial protocols
RTOS		FreeRTOS	10.3.1	FreeRTOS Real Time Kernel
🗄 🚸 USB		MDK-Plus	✓ 6.14.0	USB Communication with various device classes



- 5. Now your Project files should look like the Figure 5 given below.
- 6. Right click on Source Group1 folder select "Add New Item to Group 'Source Group 1' as shown in Figure 6.

E Project Dicord		
- 📴 Source Group 1	-	
🖨 🗇 Board Support	100	Options for Group 'Source Group 1' Alt+F7
LED_MCB1700.c (LED)		Add New Item to Group 'Source Group 1'
CMSIS Sompiler Sompiler Sompiler Sompiler Sompiler Sompiler Sompiler		Add Existing Files to Group 'Source Group 1' Remove Group 'Source Group 1' and its Files
 EventRecorderConf.h (Event R Device RTE Device / Stature) 		Rebuild all target files Build Target F7
startup_LPC17xx.s (Startup)		Manage Project Items
system_LPC17xx.c (Startup)	1	Show Include File Dependencies
,		

- 7. Select C File(.c) name it 'bitband' click Add as depicted in Figure 7. The C file will be added to the project.
- 8. Repeat the Step 7, and this time select Header File (.h) name it 'bitband' click Add as shown in Figure 8. The file bitband.h will be added to your project directory.
- 9. Now your Project Folders should look like the Figure 9.

Add N	ew Item to Group 'Source Group 1' 📃 🔹 🌅
C File (c) C++ File (cpp) A Asm File (s) Header File (h) Text File (txt) Image File (.*) User Code Template	Create a new C source file and add it to the project.
Type: C File (.c) Name: bitband Location: E:\Ryerson MASc	\COE718 TA\Lab2
	Figure 7

	Add New Item to Group 'Source Group 1'
C File (.c)	Create a new header file and add it as document file to the project.
C++ File (.cp A Asm File (.s)	p)
h Header File	(h)
Image File (.	, D
User Code T	emplate
Туре:	Header File (.h)
Name:	bitband
Location:	E:\Ryerson MASc\COE718 TA\Lab2
	Add Close Help
	Figure 8







- 10. Click on the _____ icon on the top menu as shown in Figure 10.
- 11. Perform the following changes as shown in Figure 11. Under Target, ARM Compiler> Use default compiler version 5. Moreover, check> Use Micro LIB, and uncheck> IRAM2

evice Target (Output Listing	User C/C	++ Asm	Linker	Debug	Utilities		
IXP LPC1768		Xtal (MHz):	2.0	ARM	Seneration Compiler:	Ose defau	It compiler ven	aion 5 💌
Operating system:	None		*	E U	e Cross-N	Iodule Optimizat	lion	
System Viewer File	e.			IV Us	e MicroLl	B) [[[lig Endian	
LPC176x5x.svd			_	~		/		
Use Custom F	ie							
Read/Only Mem	iory Areas		î	Read/	Write Mer	nory Areas		
default off-chip	Start	Size	Startup	default	off-chip	Start	Size	NoInit
E ROM1:			0	F	RAM1:			E
F ROM2:	-		C	Г	RAM2:			
FOM3:	-		c	F	RAM3:	-	(<u> </u>	
an-chip	í.	'			on-chip			
IROM1:	0x0	Cx80000	æ	4	IRAM1:	0x10000000	0x8000	
E IBOM2			0	-	IRAM2:	0x2007C000	0x8000	
		1.0		N				

Figure 11

8. Select C/C++ and check C99 Mode option as shown in Figure 12.

Preprocessor Symbol	s					
Define:						_
Undefine:						
Language / Code Ge	neration	SS 1125 - 14	au station			
Execute-only Cod	e	Strict A	NSI C	Warnings	s: All Warnings	•
Optimization: Level	(-00) 🔻	Enum (Container always int		Thumb Mode	
C Optimize for Time		🔲 Plain C	har is Signed		No Auto Inclu	ides
Split Load and St	ore Multiple	Read-C	Only Position Indepe	ndent 🤇	C99 Mode	
One ELF Section	per Function	Read-V	Write Position Indep	endent	F GNU extensio	ons
Include						
Paths Misc						_
Controls						
Compiler	-cpu Cortex-M3 -D_	EVAL -D_MI	CROLIB -g -O0apo	cs=interworksplit	_sections	^
control -I./RTE/	Device/LPC1768					

Figure 12

- 9. Select Debug option and do the following changes: check **Use Simulator** option. Moreover, choose the CPU and DLL parameters as given below.
 - a. For CPU DLL Parameter in Dialog DLL: choose DARMP1.DLL, Parameter: -pLPC1768
 - b. For Driver DLL Parameter in **Dialog DLL**: TARMP1.DLL, **Parameter**: -pLPC1768

Debug Window should look like the one in Figure 13, then press **Okay**. Now the Project Directory is all set for the lab.

3. Bit Banding

3.1 Definition

When implementing applications for embedded systems, there is often a need to clear and set individual bits within peripheral and SRAM registers. For instance, to check when an A/D conversion is complete, it is necessary to check the status flag for completion, obtain the value, and then reset the flag to obtain a new conversion. Consequently, bitwise AND and/or OR masks are needed to check, set, and clear the flags. The Cortex-M processors provide a more efficient implementation to perform these frequent actions, known as bit-banding.

Use Smulator <u>with restrictions</u> Settings	Use: ULINK2/ME Cortex Debugger 💌 Settings
	Load Application at Startup Run to main() Initialization File:
Restore Debug Session Settings Image: Breakpoints Image: Toolbox Image: Watch Windows & Performance Analyzer Image: Memory Display Image: System Viewer	Restore Debug Session Settings Breakpoints Toolbox Watch Windows Tracepoints Memory Display System Viewer
CPU DLL: Parameter:	Driver DLL: Parameter:
SARMCM3.DLL -MPU	SARMCM3.DLL -MPU
Dialog DLL. Parameter:	Draiog DLL: Parameter.
DARMP1.DLL pLPC1768	TARMP1.DLL pLPC1768
Wam if outdated Executable is loaded Manage Component \	/iewer Description Files

Figure 13

Bit-banding allows *individual* bits in the SRAM and peripheral registers to be read or written to, instead of reading the whole register and masking the desired bits. These SRAM words and peripheral registers are *bit addressable*.



The Cortex-M3 has a predefined memory map to access its components, with the bit banding portion shown in Figure 14. In total, the LPC1768's memory map consists of 4GB. The first 0.5GB is allocated to code storage. The next GB (starting from 0x2000000) is of particular interest to bit banding; the rest of the memory (2.5 GB) is dedicated to external RAM and devices, private internal accesses, and vendor specific needed memory. As seen in Figure 14[®], the first MB of both the SRAM (0x20000000) and peripheral regions (0x40000000) are dedicated bit band regions. Each bit in the *bit band region* is aliased to one word (32 bits) in the *bit band alias* region as shown in Figure 15[®]. Therefore, if we were to consider the entire 1MB region of SRAM registers in the Cortex-M3's bit band region, this would actually be aliased to 32MB (1MB*32bits) of virtual word addresses (in the alias region). In other words, each 1 or 0 accessible in a single SRAM or peripheral register is given its own 32-bit word in a separate part of memory (bit band alias region)

which start at addresses 0x22000000 and 0x42000000 respectively.

3.2 Calculating the Bit Band Word Address

To use bit banding, the desired (register) bit's bit band address must be calculated based on the bit's real memory address. Once calculated, a pointer in your code is used to reference the calculated address so that it may alias the 32-bit region and modify the bit directly (without masking). The formula to calculate the address of the bit's alias is as follows:

Bit Band Word Address = Bit Band Alias Base Address + (<u>Byte Offset</u> * 32) + (Bit Number * 4) (1) <u>Byte Offset</u> = Bit's Bit Band Base Address - Bit Band Base Address (2)

where:

- Byte Offset:
 - *Bit's Bit Band Base Address* the base address for the targeted SRAM or peripheral register (i.e., the effective address of the port)
 - *Bit Band Base Address* for SRAM = 0x20000000, for Peripherals = 0x40000000
- *Bit Band Alias Base Address* for SRAM = 0x22000000, for Peripherals = 0x42000000
- *Bit Number* the bit position of the targeted register (i.e., pin of the port)

3.3 Example Calculation of Bit Banding

As an example, let us take the SRAM address 0x2008C000, and try to modify bit 3. We use this address to implement and observe the different techniques (bit banding and masking) to help illustrate the efficiency of the bit banding method. We must first calculate the bit band word address of this bit's bit band base address.

#define BIT ADDR= (*(volatile unsigned long *)0x2318000C)

Assign a Value to the Port Bit: int main(void) { ... BIT_ADDR = 1; }

^(R)Martin, T., "The Designer's Guide to the Cortex-M Processor Family", Elsevier Ltd, 2013.

3.4 Bit Banding Example Application

Go to D2L under Contents>Labs>Lab2 folder you will find bitband.h, bitband.c and cond_ex.c files.

Download all the files.

- a. Copy the contents of bitband.c to your project bitband.c file
- b. Copy the contents of bitband.h to your project bitband.h file

Once uVision is setup, open bitband.c and examine the code. Follow the steps and logic given in Section 3.1 to 3.3 to understand how the .c code is implementing for bit banding.

Build the project. Enter debug mode.

Click reset. From the main menu select **Debug** >> **Execution Profiling** >> **Show Times.** Run the application to completion. **Verify the expected code output to the Debug (printf) viewer.** Examine and analyze the execution times of the 3 different methods. What do you notice?

4. Conditional Execution

4.1 Definition

Now, time to think in terms of assembly code and registers. The program status register (PSR) in the Cortex-M processor contains several CPU status-flags that indicate conditions raised during code execution (ex: "r5 - r5" will raise a zero flag). Figure 16 presents the Cortex M3's PSR. The most important bits to note for this lab are the N (Negative), Z (Zero), C (Carry), V (oVerflow) and If Then (IT) flags. As learned in various lectures and courses, these status flags are essential for branching and general control- flow execution. The Cortex-M family invokes several conditional branching techniques to minimize branch penalties for performance efficiency. One of the primary techniques used is fetching instructions through speculation, using the PSR and compiler optimization.



Figure 16: PSR and Status Flags

4.2 Different Types of Conditional Execution with Cortex-M3

A unique feature of the Cortex-M series is conditional execution: instructions executed by the CPU do not affect the flags in the PSR unless explicitly stated. Therefore, the CPU and ARMv7 ISA uses special instructions suffixed by an 's' to update its PSR flags (ex: SUBS, ADDS versus SUB, ADD etc.). Conditional branches (and/or conditional instructions- see below) then use the PSR flags to effectively find the next (correct) instruction to execute. The exception to the 's' suffix rule is the CMP and/or TST instructions for updating the PSR (which do not require 's'). An example of the 's' suffix rule is as follows.

```
ADD r2, r3, #5
SUBS r1, r1, r2
BEQ function1
```

The ADD instruction will add 5 to register r3 and place the result in r2 without affecting the PSR. The next instruction will then subtract r1 from r2, and place the difference in register r1 with the ability to modify the PSR flags as SUBS is appended with an S. If the Z flag is raised, then the program will branch to function1. Table I presents various condition codes that are exclusive to the ARM instruction set, along with their respective PSR flag tests. ARM also allows non-control flow-based instructions to be appended with conditional codes. Instruction appending allows for more efficient coding and processor performance.

Let's consider the following code:

Conditional Instruction Method	Versus	Non-Conditional Method
CMP r2, #5 //if (a <= 5)		CMP r2, #5
MOVLE r2, $#10 //a = 10;$		BGT t_else
MOVGT r2, $#1 //else a = 1;$		MOV r2, #10
		t else: MOV r2, #1

Aside from achieving code density, these conditional instructions allow the processor to avoid unnecessary branch prediction techniques if a condition is not met (i.e., BGT t_else). Therefore, the pipeline does not have to be flushed and/or refilled with the correct instructions if a branch is mis-predicted. With the conditional instructions, the PSR flags may be directly evaluated by the instruction. For example, if the PSR flags of the first instruction listed above (i.e., MOVLE) does not evaluate to true according to the conditional code flags generated by CMP (the LE flag), then the instruction is simply treated as a NOP and the next instruction is executed. Although the NOP instruction may utilize processor time, this technique nonetheless still avoids the need to flush and refill the pipeline as required of typical processors.

Table I: Instruction	Condition	Codes
----------------------	-----------	-------

Condition Code	xPSR Flags Tested	Meaning		
EQ	Z = 1	Equal		
NE	Z = 0	Not equal		
CS or HS	C = 1	Higher or same (unsigned)		
CC or LO	C = 0	Lower (unsigned)		
MI	N = 1	Negative		
PL	N = 0	Positive or zero		
VS	V = 1	Overflow		
VC	V = 0	No overflow		
н	C = 1 and $Z = 0$	Higher (unsigned)		
LS	C = 0 or Z = 1	Lower or same (unsigned)		
GE	N = V	Greater than or equal (signed)		
LT	N! = V	Less than (signed)		
GT	Z = 0 and $N = V$	Greater than (signed)		
LE	Z = 1 and $N! = V$	Less than or equal (signed)		
AL	None	Always execute		

The second and more efficient conditional execution technique used by the Cortex-M is referred to as IF-THEN (IT) Blocks. In this case, if an IF condition consisting of less than four instructions is present in an IF statement block, ARMv7 compiles all the instructions within the block for conditional execution using its ISA's IT (If-Then) instruction. An IT block may possess many forms such as ITE (If-Then-Else), ITTE (If-Then-Then-Else - meaning that there is an IF condition consisting of 2 instructions if evaluated to true, and one Else instruction if evaluated to false), ITTEE (If-Then-Then-Else-Else - 2 instructions each for then and else clauses), ITEE etc. Let's take a simple IT example which evaluates R0 and R1 in assembly:

```
CMP R0, R1
ITE EQ
ADDEQ R4, R3, R2
ASRNE R4, #4
```

Here, if R0 equates to R1, ADDEQ is conditionally executed. If not, ASRNE is executed, and ADDEQ is treated as a NOP. Note that when the ITE instruction is executed, the IT flag will also be raised in the PSR with an "ITE EQ" status.

4.3 Conditional Execution Example Application

1. With the uVision application open, download the cond_ex.c file from D2L and put it in place of bit banding files. Right click on **Source Group 1> Manage Project Items** as shown in Figure 17.



Figure 17

2. Delete bitband.h and bitband.c files as shown in Figure 18.

I	Manage Project Items	×				
Project Items Folders/Extensions Bool	ks Project Info/Layer					
Project Targets: [™] × → ← Target 1	· Groups: ★ ★ Files: ★ Source Group 1 bitband.c bitband.h	<u>)</u> ≁ ∓				
Set as Current Target	Add Files					
	OK Cancel	Help				
	Figure 18					

- 3. Add a new *.c file '**cond_ex.c**' to Source Group 1. Copy and paste the cond_ex.c code from D2L file to this project file.
- Prior to building the project, in the main menu select Project >> Options for 'Target...' (or button). Click on the C/C++ tab. In the "Optimization" drop-down box, select Level 0 (-O0) and click OK.

- 5. Build the project and enter debug mode. Place a breakpoint after *"int main(void) {"*. Expand the "xPSR" register in the "Registers" Window.
- 6. Reset and run the code. Your code will halt at the breakpoint. From this point, step through the code to see the conditional code generated by the ARM Compiler. This level of optimization employs the 's' suffix technique. Open the Performance Analyzer and note the total execution time of the .c code and entire application with the base -O0 optimization. (60.880us). See Figure 19.

Module/Function	Calls	TimerSech	Time(%)
E Bitband		146.800 us	100%
E RTE/Device/LPC1768/system LPC17xx.c		25.120 38	58%
E cond ex.c		60.880 us	41%
RTE/Device/LPC1768/startup_LPC17xx.s		0.200 us	0%
C:/Users/Dev/AppData/Local/Arm/Packs/Keil/AR		Ous	0%
RTE/Device/LPC1768/startup LPC17xx.s		Ous	0%

- 7. Then exit the Debug mode. Take out the breakpoint from the code. In the main menu, once again select Project >> Options for 'Target...' (or in the 'Optimization''). Click on the C/C++ tab. In the "Optimization" drop-down box, select Level 3(-O3). Underneath the optimization drop-down, there is a checkbox titled "Optimize for Time". Check this option to enable time optimization and click OK.
- 8. Build the project with the new optimization level and enter debug mode. Place a breakpoint after *"int main(void) {"* and expand the xPSR register. Reset and run the code. Your code will halt at the breakpoint. From this point, step through the code to see the IT conditional code optimized by the compiler in the disassembler. Make note of how the xPSR registers change during execution of the IT block. Note the total execution time of the .c code and entire application with the base ---O3 / time optimization selected. (60.730us). See the performance analyzer in Figure 20.

This conditional execution efficiency is presented on a small scale, and thus as the size and complexity of an application increases, the benefits of the ARM instruction set optimization will also transpire.

Reset Show: Modules			
Module/Function	Calls	Time(Sec)	Time(%)
E Bitband	1.0	144.930 us	100%
TE/Device/LPC1768/system_LPC17xx.c		84 (WW) (IS	58%
E cond_ex.c	0	60.730 us	12%
RTE/Device/LPC1768/startup_LPC17xx.s		0.200 as	0%
C:/Users/Dev/AppData/Local/Arm/Packs/Keil/AR		Ous	0%
RTE/Device/LPC1768/startup_LPC17xx.s		Ous	0%

5. Barrel Shifter

5.1 Definition

The Cortex-M3 contains a 32-bit barrel shifter that can rotate/shift an instruction's operand prior to inputting values into the ALU. This technique is extensively used in DSPs and multiply-accumulate units for signal processing. Thus, a line of code such as a = b + (c*d) could be executed in a single cycle as:

ADD	R1,	R2,	R3	LSL	R4	Versus	MUL	R1,	R2,	R3
							ADD	R5,	R1,	R4

5.2 Barrel Shifting Example

Go back to the code given to you for the conditional execution example. Append the main function so it looks as follows (or alternatively uncomment the bottom portion of the code):

```
int r1 = 1, r2 = 0, r3 = 5;
while (r2 <= 0x18) {
    if ((r1 - r2)> 0) {
        r1 = r1 + 2;
        r2 = r1 + (r3*4);
        r3 = r3/2;
    } else { r2 = r2 + 1; }
}
```

Make sure that the optimization level is set to -O3 and "Optimize for Time" is selected. Compile the project and open Debug mode. Eliminate all the breakpoints. Set a breakpoint in the .c code where barrel shifting would apply. Enable the instruction execution time display in Debug mode by selecting Debug >> Execution Profiling >> Show times.

Reset and run the code. Once the breakpoint is reached in the assembly version, continue stepping through the program. Notice the use of both the 's' suffix and IT blocks in addition to barrel shifting optimization.

6. Optional Lab Assignment (Bonus Marks: 2% of the Course Mark) Submit Lab-2 Report through D2L

Using the knowledge obtained from this lab, create an application which lights-up 2 to 3 LEDs on the MCB1700 using bit banding. You are expected to:

- Use two different methods to light up the LEDs, masking and bit banding mode. These 2 methods will be invoked as one application (i.e., one .c file).
- Calculate the effective address with the aid of Table 101 in the NXP LPC17XX User manual.
 - Use at least two LEDs from two different ports (will require you to calculate a minimum of two

effective addresses) -- i.e., LED1 = **P1**. 28, LED2 = **P2**.2

- Use a conditional execution method to turn the LEDs on and off for the three different methods. *Explicitly state in your code (with comments) whether you have invoked the 's' suffix or the ITE conditional execution method.*
- Find an application which requires barrel shifting. Find a creative way to integrate it into the above code. Display the equation (and/or method) along with its result printout in the debug window.

Once you have these basics working, then you will need to create a Debug performance analysis version.

1) <u>Debug (Performance Analysis) Version</u>

In Debug mode, implement and analyze the execution times for the 2 different LED bit-banding methods. Write a report explaining how you implemented the 2 different methodologies, the calculations you performed to implement each of the methods, the performance outcomes of each method, along with any other information needed. What technique did you use to measure each bit-banding method's execution time? Include the following table in the report:

Method	Execution Time (-O0)	Execution Time (-O3)	Performance Improvement
Masking			
Bit Banding			

Moreover, discuss the conditional execution method you have used. You need to use Debug mode and its tools for analyzing these application details.

2) <u>Target (Demo) Version</u>

The demo version will require you to turn the LEDs on and off with the two different methods implemented and invoke the barrel shifter function.

In order to explicitly observe the LEDs light up (i.e., Peripheral pin check-box for the three different methods), you will need to invoke a delay function in the methods. Insert these delays in your code each time you turn an LED on or off. Use the print function to display the method currently executing. Use the execution profiling tools to determine the total execution time of one call to your delay function- include this value in your report. Also include a brief description of the barrel shifting method you used in your code and the result obtained.

You are expected to deliver the following:

- Print out of the report, the separate .c codes (i.e., analysis and demo version) and any supporting files that you may have adjusted to implement the lab. Moreover, print out any assembly code that proves your .c code has implemented the required Cortex-M3 features.
- Present your demo, displaying the LEDs flashing on and off i.e., through the peripheral window and printout of the debug window for the bit-banding and barrel shifting functions. Bonus Marks of 2% of the course will be awarded based on your attempt and creativity.

References

- 1. "The Keil RTX Real Time Operating System and µVision" www.keil.com. Keil an ARM Company.
- 2. "Keil µVision and Microsemi SmartFusion" *Cortex-M3 Lab* by Robert Boys www.keil.com.

Acknowledgement

This tutorial has been adapted from introductory notes by Robert Boys "Cortex-M3 Lab" and "The Keil RTX Real Time Operating System and μ Vision" available at www.keil.com.