

Sample of Final Exam with solutions

Student name:

General requirements for the exam:

1. This is CLOSED BOOK examination;
 2. No questions allowed within the examination period;
 3. If something is not clear in question please, put your assumptions;
 4. No extra papers cell-phones or programmable calculators are allowed;
 5. For calculations or assumptions you can use reserved space in the exam paper or opposite side of each page;
 6. **It is allowed for use:** Pens and pencils, erasers, simple calculators and rulers.
 7. **All explanations in boxes and tables has to be printed**
-

Problem 1: Selection the best way for embedded system implementation

The embedded computing system has to work in 11 operational modes: 1 base mode (initial mode) and 10 additional modes initiated by conditional cases.

The simulation results of the compiled HDL-code for each mode has shown the following requirements for FPGA resources:

- a) Base-mode required 38,120 logic cells;
- b) Each other of the rest of 10 additional modes required extra 12,380 logic cells.

Note1: Extra logic associated with additional mode has to be added to the base-mode logic to perform any of the additional modes of operation. In other words, the only logic (hardware) overlap between additional modes is base-mode logic.

Note 2: System can perform only one of the above 11 modes of operation

There are three possible solutions for system-on-chip (SoC) implementation of the above embedded computing system:

1. Implementation of the SoC in one large statically configured FPGA device, which accommodates all logic for all 11 modes of operation;
2. Implementation of the SoC in ASIC;
3. Implementation of the SoC in one FPGA device to be reconfigured to requested mode when necessary (simple multi-mode RCS implementation)

Suggested family of FPGA devices is Xilinx Virtex-4 LX. Available logic resources and approximate cost of each FPGA device from the family is given in Table 1 (see below).

Table 1: Xilinx Virtex-4 FPGA devices

FPGA Device	Number of logic cells	Configuration bits	FPGA device cost for quantity:		
			100 units	1000 units	10000 units
XC4VLX25	24,192	7,819,904	\$ 350	\$ 250	\$ 120
XC4VLX40	41,472	12,259,712	\$ 800	\$ 580	\$ 310
XC4VLX60	59,904	17,717,632	\$ 1,400	\$ 1000	\$ 540
XC4VLX80	80,640	23,291,008	\$ 2,400	\$ 1780	\$ 890
XC4VLX100	110,592	30,711,680	\$ 4,000	\$ 2940	\$ 1580
XC4VLX160	152,064	40,347,008	\$ 8,000	\$ 5880	\$ 3240
XC4VLX200	200,448	51,367,808	\$ 10,000	\$ 7440	\$ 4180

Sample of Final Exam with solutions

Estimated performance and approximate development cost of the SoC in different forms of implementation is given in Table 2 (see below).

Table 2: Performance and development cost estimation

SoC implementation	Performance	SoC development cost
Large FPGA	30 data-frame/ sec	\$ 25,000
ASIC	60 data-frame/ sec	\$ 2,000,000
Multi-mode RCS	30 data-frame/ sec	\$ 15,000

To figure out which way of embedded computing system implementation is the best for different amounts of production, perform the following analysis:

Question 1.1

Determine: a) the FPGA device for the SoC in large FPGA with static configuration and b) the volume of EEPROM to store the configuration file for this FPGA.

Q 1.1.1

[2 marks]

Amount of total logic resources needed to accommodate all 11 modes in FPGA - R_{total}

$R_{total} = \underline{161920}$ logic cells

Show calculations

$R_{total} = 38120(\text{base mode logic}) + 10 (\text{modes}) \times 12380 (\text{additional logic/mode}) = 161920 \text{ logic cells}$

The FPGA selected (from Table 1) - **XC4VLX200** (200,448 > 161,920 logic cells)

Q 1.1.2

[2 marks]

The volume of EEPROM for the configuration file - $V_{eeprom} = \underline{8}$ M Byte

Note: Configuration EEPROM devices are available in 2" MB (e.g. 2MB, 4MB, 8 MB, etc.). 1MB = 1024 x 1024 Bytes

Show calculations

$V_{eeprom} = 51,367,808 \text{ bits} / 1024 \times 1024 \times 8(\text{bits / byte}) = 6.124 \text{ MB} \rightarrow 8\text{MB}$

Sample of Final Exam with solutions

Question 1.2

Determine: a) the FPGA device for the SoC implementation in form of simple Multi-mode RCS with one FPGA device to be reconfigured to requested mode when necessary and b) the volume of EEPROM to store all configuration bits streams for all 11 modes.

Note: Each mode has its own configuration bit-stream

Q 1.2.1

[2 marks]

Amount of total logic resources needed to accommodate any of 11 modes – $R_{total}(RCS)$

$R_{total}(RCS) = \underline{44500}$ logic cells

Show calculations

$$R_{total}(RCS) = 38120(\text{base mode logic}) + 12380(\text{additional logic/mode}) = \underline{44500 \text{ logic cells}}$$

The FPGA selected (from Table 1) – **XC4VLX60** (59904 > 44500 logic cells)

Q 1.2.2

[2 marks]

The volume of EEPROM for all configuration files – $V_{eprom}(RCS) = \underline{32}$ M Byte

Note: Configuration EEPROM devices are available in 2^n MB (e.g. 2MB, 4MB, 8 MB, etc.). 1MB = 1024 Bytes

Show calculations

$$V_{eprom} = 11(\text{modes}) \times 17717632 \text{ bits}(\text{configuration bits per mode}) / 8(\text{bits per byte}) \times 1024 \times 1024 = 23.233 \text{ MB} \rightarrow \underline{32 \text{ MB}}$$

Question 1.3

Compare the cost-effectiveness of possible implementation of the above embedded computing system for different volumes of production.

Performance-Cost Ratio (PCR) = System performance / System cost

System cost = Cost of FPGA or ASIC + Cost of the board and supporting components + SoC Development cost / number of systems to be produced

Sample of Final Exam with solutions

The following data is provided regarding the cost of other components:

- a) Cost of the board and supporting components is approximately the same for each variant of embedded system implementation and equal to \$ 600 / system
- b) Cost of ASIC produced in quantity of 100 units is equal to \$ 4050 / device,
- c) Cost of ASIC produced in quantity of 1,000 units is equal to \$ 1050 / device,
- d) Cost of ASIC produced in quantity of 10,000 units is equal to \$ 250 / device

Calculate CPR for: i) Large FPGA-based system – $CPR(fpga)$, ii) RCS based system - $CPR(rcs)$, iii) ASIC-based system - $CPR(asic)$ for the following cases:

- Case 1: Volume of production – 100 embedded computing systems
- Case 2: Volume of production – 1,000 embedded computing systems
- Case 3: Volume of production – 10,000 embedded computing systems

Fill the Table 3 and select the best way of system implementation for each Case (according to highest value of respective CPR) **[6 marks]**

Case #	$PCR(fpga)$	$PCR(rcs)$	$PCR(asic)$	Best solution
Case 1: 100 systems	<i>0.00276 fps/\$</i>	<i>0.01395 fps/\$</i>	<i>0.002434 fps/\$</i>	RCS
Case 2: 1000 systems	<i>0.00372 fps/\$</i>	<i>0.01858 fps/\$</i>	<i>0.01644 fps/\$</i>	RCS
Case 3: 10,000 systems	<i>0.00627 fps/\$</i>	<i>0.02628 fps/\$</i>	<i>0.0571 fps/\$</i>	ASIC

Show all 9 CPR calculations below (if space is not enough, use the opposite side of the page)

$PCR(fpga) = 30fps / \$ 10000 + \$ 600 + \$25000/100 = 30/10850 = 0.00276 \text{ fps}/\$$ Case 1
$PCR(fpga) = 30fps / \$ 7440 + \$ 600 + \$25000/1000 = 30/8065 = 0.00372 \text{ fps}/\$$ Case 2
$PCR(fpga) = 30fps / \$ 4180 + \$ 600 + \$25000/10000 = 30/4782.5 = 0.00627 \text{ fps}/\$$ Case 3
$PCR(rcs) = 30fps / \$ 1400 + \$ 600 + \$15000/100 = 30/2150 = 0.01395 \text{ fps}/\$$ Case 1
$PCR(rcs) = 30fps / \$ 1000 + \$ 600 + \$15000/1000 = 30/1615 = 0.01858 \text{ fps}/\$$ Case 2
$PCR(rcs) = 30fps / \$ 540 + \$ 600 + \$15000/10000 = 30/1141.5 = 0.02628 \text{ fps}/\$$ Case 3
$PCR(asic) = 60fps / \$ 4050 + \$ 600 + \$2,000,000/100 = 60/24650 = 0.002434 \text{ fps}/\$$ Case 1
$PCR(asic) = 60fps / \$ 1050 + \$ 600 + \$2,000,000/1000 = 60/3650 = 0.01644 \text{ fps}/\$$ Case 2
$PCR(asic) = 60fps / \$ 250 + \$ 600 + \$2,000,000/10000 = 60/1050 = 0.0571 \text{ fps}/\$$ Case 3

Sample of Final Exam with solutions

Problem 2: Component design and Speedup estimation

In one of the modes the extended contrast computation should be performed.

The following formula is given for data computation: $Y_i = k * (R_i + B_i + G_i)^2$ for each pixel in video-frame. R_i , G_i and B_i are values (8-bit) of red, green and blue components of the picture element (pixel). k – is constant coefficient (8-bit). i - is pixel number (index) that progressively increases from 0 to 786,431 (1024 * 768-1).

The above formula was programmed in program loop for software implementation in the on-chip soft-processor using the following instructions:

Address	Operation	Operand 1	Operand 2	Result location
0x10000	Load	Operand in I	1F00000	Store result in Reg. I
0x10002	Load	R_i in Mem[I]+0		Store result in Reg. R
0x10004	Load	B_i in Mem[I]+1		Store result in Reg. B
0x10006	Load	G_i in Mem[I]+2		Store result in Reg. G
0x10008	Add	Operand in R	Operand in B	Store result in Reg. A
0x1000A	Add	Operand in G	Operand in A	Store result in Reg. C
0x1000C	Multiply	Operand in C	Operand in C	Store result in Reg. D
0x1000E	Multiply	Operand in D	Constant = k	Store result in Reg. D
0x10010	Store	Operand in D		Result in Mem [I]+3
0x10012	Add	Operand in I	Constant = 4	Store result in Reg. I
0x10014	GOTO	Address 0x10002	If $I < 786432$	Else GOTO Next

Each instruction consists of the following stages:

1. **IF** – Instruction fetch (when instruction word is retrieved from the memory)
2. **ID** – Instruction decode (when operation and data location are decoded)
3. **DF** – Data fetch (when operands are delivered to Arithmetic-Logic Unit)
All the above stages of instruction execution process requires 1 clock cycle.
4. **EXE** – Data execution stage requires: For simple arithmetic or logic operations (e.g. Add, Clear, Increment, Load, Store, GOTO, etc.) = 1 clock cycle
For multiplication and division operations = 8 clock cycles
5. **SR** – Store the result in memory or register requires 1 clock cycle.

Note: For each instruction execution stages are in sequential order: IF, ID, DF, EXE, SR.

Question 2.1

Calculate the number of clock cycles required for calculation of one loop if it is executed on the CISC processor with 5-stage instruction execution process assuming that:

- a) All stages of instruction execution are processed sequentially one after another;
- b) The **IF**-stage of next instruction starts right after completion of **SR**-stage of the previous instruction including branch instructions (e.g. GOTO).

Sample of Final Exam with solutions

Q2.1.1: [2 marks]

Calculate the total number of clock cycles for a) one pixel contrast calculation and b) complete computation of one video-frame (including start up “Load: I, 1F00000” operation):

Show calculations here: Total number of clock cycles / program loop (for one Y_i) =
 = 8 ALU instructions x 5 stages x 1c.c. + 2 MULT instructions x (4stages x 1 c.c. + $MULT_{Texe}$ stage x 8 c.c.) = 40 + 24 = 64 c.c. / loop

a) Show calculations here: Total number of c.c. for complete computation of one video-frame (including start up “Load: I, 1F00000” operation) =
 = 5 stages x 1 c.c. + 786432 loops x 64 c.c. / loop = 50,331,653 c.c.

Q2.1.2: [2 marks]

Estimate the performance of the above implementation in fps (frames per second) if the clock frequency of the soft-core processor is equal to 100 MHz.

Show calculations here: a) Frame processing time = (total number of c.c.) x clock period =
 = 50,331,653 c.c. x 1 / 100 MHz = 50,331,653 x 10 nsec. = 0.503 sec
 Frame rate = 1 / frame processing time = 1 / 0.503 sec = ~ 2 frames / sec

Maximum performance for soft-core implementation = 2 frames/sec..

Question 2.2

For the above formula: $Y_i = k * (R_i + B_i + G_i)^2$, where R_i , G_i and B_i are values (8-bit) and k – is constant coefficient (8-bit). i - is pixel number (index) that progressively increases from 0 to 786,431, design of the Application Specific Processor (ASP) using one Adder (A1) and 2 Multipliers (M1 and M2) as functional units is presented on the block diagram in Figure 1 below.

Sample of Final Exam with solutions




Figure 1: Block diagram of the ASP for Y_i computation

Q 2.2.1:

[6 marks]

Determine the latency and cycle time in case of fully pipelined ASP data-path shown on the block diagram in Figure 1 when:

- a) Each Multiplier performs multiplication in 2 c.c. and
- b) Adder performs operation in 1 c.c.

Note: One adder (A1) performs two sequential addition operations within 2 c.c. as it is shown in Figure 2.

Provide complete timing for three cycles of Y calculation (Y_1 , Y_2 and Y_3) and show it in Figure 2 below (name of resources are given according to block diagram in Figure 1):




Figure 2: Timing diagram of the ASP (showing latency and cycle time)

Latency = 6 c.c. Cycle time = 2 c.c.

Sample of Final Exam with solutions

Q 2.2.5:

[3 marks]

Calculate frame processing time *in clock cycles* for all 786,432 pixels of the video frame
Find out the operating clock frequency (in MHz) that allows ASP performance = 120 fps.

Show calculations here:

$$\begin{aligned} \text{Total number of c.c. / frame} &= \text{Latency} + (\text{number of pixels} - 1) \times \text{cycle time} = \\ &= 6 \text{ c.c.} + (786432 - 1) \times 2 \text{ c.c.} = 1,572,868 \text{ c.c.} \end{aligned}$$

Total number of c.c. / frame = 1,572,868 c.c.

Show calculations here:

$$\begin{aligned} \text{Operating frequency for 120 fps} &= 120 \text{ frames / sec.} \times 1,572,868 \text{ clock cycles / frame} \\ &= 188,744,160 \text{ Hz} \approx 188.75 \text{ MHz} \end{aligned}$$

Operating frequency for 120 fps = 188.75 MHz

Question 2.3

Determine the ASP input bandwidth for **R, G, B** and output bandwidth for **Y** sufficient for 120 fps execution.

Note 1: Bandwidth (Bytes/ sec) = Number of bytes to be transmitted per second

Note 2: 1 MB = 1024 x 1024 bytes

Q 2.3.1:

[4 marks]

Input bandwidth **BW** for **R, G and B** (aggregated) = 270 MB/sec

Show calculations here:

$$\begin{aligned} \text{Input bandwidth } BW &= 3 \text{ Bytes (RGB)} / 2 \text{ c.c. (cycle time)} \times \text{clock period} = \\ &= 3 \text{ Bytes} \times 188.75 \times 10^6 \text{ 1/sec} / 2 \times 1024 \times 1024 = 270 \text{ MB/s} \end{aligned}$$

Output bandwidth **BW** for **Y** = 315 MB/sec

Show calculations here


$$\text{Width of output result } Yi = k \times (Ri + Bi + Gi)^2 \rightarrow 8 \text{ bit} \times (8 \text{ bit} + 8 \text{ bit} + 8 \text{ bit})^2 \rightarrow 28 \text{ bits}$$

$$\begin{aligned} \text{Output bandwidth } BW &= 28 \text{ bits} \times 188.75 \times 10^6 \text{ 1/sec} / 2 \text{ c.c} \times 8 \text{ bits} \times 1024 \times 1024 = \\ &= 315 \text{ MB/sec.} \end{aligned}$$

Sample of Final Exam with solutions

In the box below draw the *initial* Symbol for the above ASP. The Symbol should reflect all input / output buses, control and synchronization signals, clock and reset.

Note1: For all buses please indicate number of data lines (one per each bit) and direction

(e.g., input ). For all signals indicate name and direction (e.g. \longrightarrow "Busy" output)

Note2: Use *Vsync* (Vertical synchronization) and *Hsync* (Horizontal synchronization) signals as Initiation signals. Video-CLK (VCLK) can be used as the strobe for **R,G, B** input values. **Y** output will need its own strobe *Y_sync*. "Reset" is asynchronous (active low) termination signal.

Symbol of the Component

