![]() |
|
|
Announcements |
Welcome to COE 718 "Hardware Software Codesign of Embedded System" website for Fall 2012. Please contact your Instructor if you have any difficulties accessing the website. Objective: This course covers the basics of embedded system organization,
hardware-software codesign, system on programmable-chip technologies and
real-time systems. It provides the advance knowledge required for embedded
system development, fault-tolerant techniques applicable to embedded systems
and real-time operating systems. The students will be able to grasp the
main principles of hardware-software codesign. Embedded system co-specification,
partitioning, co-simulation, co-verification and integration are the main
phases of hardware software codesign that will be studied in the course.
A specification language (SystemC, etc.) will be employed to present a
unified view of the embedded systems. Hardware-software codesign tools
will be introduced and various applications’ case studies. State of the
art embedded system partitioning techniques will be studied.
Please contact your Instructor if you have any difficulties accessing this website. Some of the contents are also available at Blackboard
M. Wolf, Computer as Components: Principles of Embedded Computing System Design, 3rd edition Morgan Kaufmann- Elsevier Publishers 2012, ISBN 978-0-12-388436-7 or an earlier 2008 edition of the book by W. Wolf Reference Books
2. Z. Navabi, Embedded ore Design with FPGAs, McGraw-Hill 2007, ISBN 978-0-07-147481-8 or ISBN 0-07-147481-1 3. Alan Burns and Andy Wellings, Real-time Systems and Programming
Languages, Addison-Wesley 2001,
The instructor will identify some relevant articles from professional magazines. Instructors
Lab Instructor: Masoud Oveis Gharan,
E-mail: moveisgh@ee.ryerson.ca
Course Evaluation and Marking Scheme Labs: 15%
Please Note:
3. In order to achieve a passing grade in the course, the student must pass both the theory and laboratory components. 4. Midterm exam will also cover the corresponding laboratories to enforce individual lab attempts.
|