Subject:
Code:
Level:
Venue:
Instructor:
Computer Organization and Architecture
COE 608
B.Eng. 3rd Year
Lecture: VIC 501                   Lab: ENG408
Gul N. Khan

  Electrical and Computer Engineering

COE 608: Computer Organization and Architecture
 

 
Home

 Announcements

 Course Outline

 Lecture Notes

 Problem Sets

 FAQS

 Mid-Term Exam Sample

 Final Exam Sample

 Comment/
 Feedback

 

 COE608: Laboratory Instructions/Manuals 

Copyright statement: The following material is presented to ensure timely dissemination of scholarly and technical work. Copyright and
all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to 
the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the 
 copyright holder. 
 Copyright notice for the IEEE, ARM, Altera and Motorola related materials posted in this website: Personal use of these materials is for the 
 students of this course. However, permission to reprint/republish these materials for advertising or promotional purposes or for 
 creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other 
 works, must be obtained from the IEEE, ARM, Xilinx, Altera and Motorola. 

   Please note: there will be a penalty 5% per day for late submission of  Labs
   Oral exam type questions are also part of the Lab Demo

        VHDL Tutorial

       VHDL On-line Training and Tutorial

       DE2-115 board User Manual

       Altera FPGA Cyclone-IV Details      Quartus-II Handbook-v1

       Lab-1:  Quartus-II Tutorial  and VHDL Example (2% Weight)

       DE2-115 board pin assignment file

       Lab-2:  CPU Register Set Design   (3% Weight)

       Lab-3 Part-1:  32-bit ALU Design and Simulation   (3% Weight)

       Lab-3 Part-2:  8-bit ALU Design Implementation and Testing  (3% Weight)

       Lab-4 Part-a:  Data Memory Module (2% Weight)

       Lab-4 Part-b:  CPU Data Path Design  (4% Weight)  

                         CPU Specification for Lab-4, Lab-5

       Lab-5:  CPU Control Unit Design (6% Weight)

       Lab-6:  CPU Integration and Testing (7% Weight)

                         CPU Testing for Lab-6