1. Consider a SoC consisting of various function modules. It is organized as a pipeline of six functional units whose details and execution times are given below. These times do not include the clocking overhead of 0.5nsec. The functional units are listed in the suitable order (i.e. from F1 to F6) to perform the overall SoC function.

<table>
<thead>
<tr>
<th>Functional Unit</th>
<th>Functions</th>
<th>Execution time (nsec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1</td>
<td>Pre-processing</td>
<td>4.3</td>
</tr>
<tr>
<td>F2</td>
<td>Filtering</td>
<td>4.2</td>
</tr>
<tr>
<td>F3</td>
<td>Conversion</td>
<td>3.5</td>
</tr>
<tr>
<td>F4</td>
<td>Computing</td>
<td>4.1</td>
</tr>
<tr>
<td>F5</td>
<td>Decision Making</td>
<td>5.5</td>
</tr>
<tr>
<td>F6</td>
<td>Control</td>
<td>4.5</td>
</tr>
</tbody>
</table>

(a) Determine the optimum number of pipeline stages.

(b) Calculate the clock cycle of the amended SoC for all the pipeline stages identified in part (a).

(c) How long will it take to compute the SoC function for 1000 time for the pipelined SoC configured in parts (a) and (b)?
List the differences between sc_thread and sc_method module implementations in SystemC. Explain how sc_thread may be implemented to run with the same characteristics as sc_method.

*MARKS: 5*
3. Consider the SoC given below consisting of a CPU, memory and accelerator core. 60% of the bus transactions move data from the memory to the CPU, occupying the bus for 32 clock cycles (c.c). Rest of the 40% bus transactions move data back and forth among the CPU and accelerator core, taking approximately 52 c.c on the bus. Memory transfers occur every 300 c.c, whereas accelerator to CPU transfers occur every 150 c.c. Determine the bus occupancy of the system. **Show your complete work.**

*MARKS: 8*
4. Consider a $4 \times 4$, 2D-mesh topology Network-on-Chip (NoC) as shown in Figure Q2. The NoC cores are labelled from 1 to 16. The NoC routers (cores) are connected via 32-bit wide channels and NoC communication is based on wormhole routing. The NoC is being operated at 1.0 GHz. 1Kbits of data is being sent from core (8) to core (13) in the NoC. The data is transferred as a packet consisting of 32-bit size flits.

**MARKS: 10**

**Figure Q2.**

(a) Determine the number of flits of the packet being sent from core (8) to (13).

**[Marks: 4]**

(b) Calculate the time required to transfer the 1Kbit data packet from core (8) to core (13) by using XY routing.

**[Marks: 6]**
5. Indicate (in the space provided) whether the following are TRUE or FALSE. To obtain full marks for each question, include SHORT comments in support of your answer.

[Marks: 12 (2 each)]

(a) APB bus operates at a lower clock rate than the AHB bus.
TRUE ___ or FALSE ___?
___________________________________________________________________________________
___________________________________________________________________________________

(b) Core-Connect bus supports concurrent read and write bus transactions.
TRUE ___ or FALSE ___?
___________________________________________________________________________________
___________________________________________________________________________________

(c) Cortex A9 processor is mainly employed for real-time applications.
TRUE ___ or FALSE ___?
___________________________________________________________________________________
___________________________________________________________________________________

(d) Apple A5 SoC consists of ARM Cortex A9 processor and few GPUs.
TRUE ___ or FALSE ___?
___________________________________________________________________________________
___________________________________________________________________________________

(e) AMBA AHB lite bus has a higher bandwidth than AXI bus.
TRUE ___ or FALSE ___?
___________________________________________________________________________________
___________________________________________________________________________________

(f) ARM Cortex A9 processors are commonly used in desktop workstations.
TRUE ___ or FALSE ___?
___________________________________________________________________________________
___________________________________________________________________________________
6. Consider a SoC with a master processor that must perform 4-beat burst (INCR4) read followed by (INCR4) burst write operations to/from a memory (slave) device from addresses (48) and (64) respectively. AMBA 2.0 - AHB (32-bit) bus is employed to connect the master with the memory device.

(a) Draw the timing diagram for the above transfers with respect to a clock if the memory device does not require any additional time (clocks) to complete the read or write operations. Your timing diagram may include HCLK, HADDR[31:0], HWRITE, HTRANS[1:0], HRDATA[31:0], HWDATA[31:0] and any other signals.

(b) Determine the number of clock cycles required to initiate and perform the above read and write burst transfer operations.

[Marks: 10+3]